
Dung H. Bui
Examiner (ID: 7927, Phone: (571)270-7077 , Office: P/1773 )
| Most Active Art Unit | 1773 |
| Art Unit(s) | 4153, 1773, 1797, 1775, 1776, 1772 |
| Total Applications | 1707 |
| Issued Applications | 1289 |
| Pending Applications | 185 |
| Abandoned Applications | 275 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1590176
[patent_doc_number] => 06491042
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-10
[patent_title] => 'Post etching treatment process for high density oxide etcher'
[patent_app_type] => B1
[patent_app_number] => 09/206745
[patent_app_country] => US
[patent_app_date] => 1998-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2163
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/491/06491042.pdf
[firstpage_image] =>[orig_patent_app_number] => 09206745
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/206745 | Post etching treatment process for high density oxide etcher | Dec 6, 1998 | Issued |
Array
(
[id] => 4280665
[patent_doc_number] => 06186154
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-13
[patent_title] => 'Find end point of CLF3 clean by pressure change'
[patent_app_type] => 1
[patent_app_number] => 9/206742
[patent_app_country] => US
[patent_app_date] => 1998-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2067
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/186/06186154.pdf
[firstpage_image] =>[orig_patent_app_number] => 206742
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/206742 | Find end point of CLF3 clean by pressure change | Dec 6, 1998 | Issued |
Array
(
[id] => 4095358
[patent_doc_number] => 06096653
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Method for fabricating conducting lines with a high topography height'
[patent_app_type] => 1
[patent_app_number] => 9/206780
[patent_app_country] => US
[patent_app_date] => 1998-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1692
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/096/06096653.pdf
[firstpage_image] =>[orig_patent_app_number] => 206780
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/206780 | Method for fabricating conducting lines with a high topography height | Dec 6, 1998 | Issued |
Array
(
[id] => 4038748
[patent_doc_number] => 05968278
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-19
[patent_title] => 'High aspect ratio contact'
[patent_app_type] => 1
[patent_app_number] => 9/206744
[patent_app_country] => US
[patent_app_date] => 1998-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2592
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/968/05968278.pdf
[firstpage_image] =>[orig_patent_app_number] => 206744
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/206744 | High aspect ratio contact | Dec 6, 1998 | Issued |
Array
(
[id] => 4387400
[patent_doc_number] => 06227211
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'Uniformity improvement of high aspect ratio contact by stop layer'
[patent_app_type] => 1
[patent_app_number] => 9/206740
[patent_app_country] => US
[patent_app_date] => 1998-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2633
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/227/06227211.pdf
[firstpage_image] =>[orig_patent_app_number] => 206740
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/206740 | Uniformity improvement of high aspect ratio contact by stop layer | Dec 6, 1998 | Issued |
Array
(
[id] => 4189077
[patent_doc_number] => 06153528
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-28
[patent_title] => 'Method of fabricating a dual damascene structure'
[patent_app_type] => 1
[patent_app_number] => 9/205912
[patent_app_country] => US
[patent_app_date] => 1998-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/153/06153528.pdf
[firstpage_image] =>[orig_patent_app_number] => 205912
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/205912 | Method of fabricating a dual damascene structure | Dec 3, 1998 | Issued |
Array
(
[id] => 4132112
[patent_doc_number] => 06121155
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-19
[patent_title] => 'Integrated circuit fabrication critical dimension control using self-limiting resist etch'
[patent_app_type] => 1
[patent_app_number] => 9/205590
[patent_app_country] => US
[patent_app_date] => 1998-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 3271
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/121/06121155.pdf
[firstpage_image] =>[orig_patent_app_number] => 205590
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/205590 | Integrated circuit fabrication critical dimension control using self-limiting resist etch | Dec 3, 1998 | Issued |
Array
(
[id] => 4351418
[patent_doc_number] => 06174407
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-16
[patent_title] => 'Apparatus and method for detecting an endpoint of an etching process by transmitting infrared light signals through a semiconductor wafer'
[patent_app_type] => 1
[patent_app_number] => 9/204767
[patent_app_country] => US
[patent_app_date] => 1998-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5652
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/174/06174407.pdf
[firstpage_image] =>[orig_patent_app_number] => 204767
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/204767 | Apparatus and method for detecting an endpoint of an etching process by transmitting infrared light signals through a semiconductor wafer | Dec 2, 1998 | Issued |
Array
(
[id] => 4107047
[patent_doc_number] => 06022809
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-08
[patent_title] => 'Composite shadow ring for an etch chamber and method of using'
[patent_app_type] => 1
[patent_app_number] => 9/205040
[patent_app_country] => US
[patent_app_date] => 1998-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3752
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/022/06022809.pdf
[firstpage_image] =>[orig_patent_app_number] => 205040
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/205040 | Composite shadow ring for an etch chamber and method of using | Dec 2, 1998 | Issued |
Array
(
[id] => 4181741
[patent_doc_number] => 06020269
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-01
[patent_title] => 'Ultra-thin resist and nitride/oxide hard mask for metal etch'
[patent_app_type] => 1
[patent_app_number] => 9/203461
[patent_app_country] => US
[patent_app_date] => 1998-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5429
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/020/06020269.pdf
[firstpage_image] =>[orig_patent_app_number] => 203461
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/203461 | Ultra-thin resist and nitride/oxide hard mask for metal etch | Dec 1, 1998 | Issued |
Array
(
[id] => 4341232
[patent_doc_number] => 06173720
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-16
[patent_title] => 'Process for treating a semiconductor substrate'
[patent_app_type] => 1
[patent_app_number] => 9/203927
[patent_app_country] => US
[patent_app_date] => 1998-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1714
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/173/06173720.pdf
[firstpage_image] =>[orig_patent_app_number] => 203927
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/203927 | Process for treating a semiconductor substrate | Dec 1, 1998 | Issued |
Array
(
[id] => 4122419
[patent_doc_number] => 06127070
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-03
[patent_title] => 'Thin resist with nitride hard mask for via etch application'
[patent_app_type] => 1
[patent_app_number] => 9/203283
[patent_app_country] => US
[patent_app_date] => 1998-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 6177
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/127/06127070.pdf
[firstpage_image] =>[orig_patent_app_number] => 203283
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/203283 | Thin resist with nitride hard mask for via etch application | Nov 30, 1998 | Issued |
Array
(
[id] => 4169906
[patent_doc_number] => 06140242
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Method of forming an isolation trench in a semiconductor device including annealing at an increased temperature'
[patent_app_type] => 1
[patent_app_number] => 9/203670
[patent_app_country] => US
[patent_app_date] => 1998-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3237
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/140/06140242.pdf
[firstpage_image] =>[orig_patent_app_number] => 203670
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/203670 | Method of forming an isolation trench in a semiconductor device including annealing at an increased temperature | Nov 30, 1998 | Issued |
Array
(
[id] => 4359053
[patent_doc_number] => 06255226
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'Optimized metal etch process to enable the use of aluminum plugs'
[patent_app_type] => 1
[patent_app_number] => 9/201987
[patent_app_country] => US
[patent_app_date] => 1998-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4859
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/255/06255226.pdf
[firstpage_image] =>[orig_patent_app_number] => 201987
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/201987 | Optimized metal etch process to enable the use of aluminum plugs | Nov 30, 1998 | Issued |
Array
(
[id] => 1522030
[patent_doc_number] => 06352083
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-05
[patent_title] => 'Substrate treating apparatus and substrate treating method'
[patent_app_type] => B1
[patent_app_number] => 09/195190
[patent_app_country] => US
[patent_app_date] => 1998-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 12840
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/352/06352083.pdf
[firstpage_image] =>[orig_patent_app_number] => 09195190
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/195190 | Substrate treating apparatus and substrate treating method | Nov 16, 1998 | Issued |
Array
(
[id] => 4298888
[patent_doc_number] => 06251542
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-26
[patent_title] => 'Semiconductor wafer etching method'
[patent_app_type] => 1
[patent_app_number] => 9/188565
[patent_app_country] => US
[patent_app_date] => 1998-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3710
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/251/06251542.pdf
[firstpage_image] =>[orig_patent_app_number] => 188565
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/188565 | Semiconductor wafer etching method | Nov 9, 1998 | Issued |
Array
(
[id] => 1068741
[patent_doc_number] => 06844267
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-01-18
[patent_title] => 'Anisotropic etching of organic-containing insulating layers'
[patent_app_type] => utility
[patent_app_number] => 09/530069
[patent_app_country] => US
[patent_app_date] => 1998-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7181
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/844/06844267.pdf
[firstpage_image] =>[orig_patent_app_number] => 09530069
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/530069 | Anisotropic etching of organic-containing insulating layers | Oct 21, 1998 | Issued |
Array
(
[id] => 1282282
[patent_doc_number] => 06638445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-28
[patent_title] => 'Silicon dioxide etch process which protects metals'
[patent_app_type] => B2
[patent_app_number] => 09/149474
[patent_app_country] => US
[patent_app_date] => 1998-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1988
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/638/06638445.pdf
[firstpage_image] =>[orig_patent_app_number] => 09149474
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/149474 | Silicon dioxide etch process which protects metals | Sep 7, 1998 | Issued |
Array
(
[id] => 4270454
[patent_doc_number] => 06323046
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-27
[patent_title] => 'Method and apparatus for endpointing a chemical-mechanical planarization process'
[patent_app_type] => 1
[patent_app_number] => 9/139814
[patent_app_country] => US
[patent_app_date] => 1998-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5719
[patent_no_of_claims] => 87
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/323/06323046.pdf
[firstpage_image] =>[orig_patent_app_number] => 139814
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/139814 | Method and apparatus for endpointing a chemical-mechanical planarization process | Aug 24, 1998 | Issued |
Array
(
[id] => 3933653
[patent_doc_number] => 05989449
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Composition and method for stripping tin and tin-lead from copper surfaces'
[patent_app_type] => 1
[patent_app_number] => 9/134222
[patent_app_country] => US
[patent_app_date] => 1998-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9638
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/989/05989449.pdf
[firstpage_image] =>[orig_patent_app_number] => 134222
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/134222 | Composition and method for stripping tin and tin-lead from copper surfaces | Aug 13, 1998 | Issued |