Dung T Nguyen
Examiner (ID: 10437, Phone: (571)272-2297 , Office: P/2871 )
Most Active Art Unit | 2871 |
Art Unit(s) | 2871, 2828 |
Total Applications | 3235 |
Issued Applications | 2619 |
Pending Applications | 178 |
Abandoned Applications | 437 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12031996
[patent_doc_number] => 20170322094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'GRAPHENE-BASED TOUCH SENSOR DEVICE USING TRIBOELECTRICITY AND METHOD FOR FABRICATING THE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/587004
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587004
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587004 | Graphene-based touch sensor device using triboelectricity and method for fabricating the device | May 3, 2017 | Issued |
Array
(
[id] => 13893553
[patent_doc_number] => 10199332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-05
[patent_title] => Method of manufacturing a semiconductor device comprising a support element and semiconductor device comprising a support element
[patent_app_type] => utility
[patent_app_number] => 15/587184
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 5212
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587184
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587184 | Method of manufacturing a semiconductor device comprising a support element and semiconductor device comprising a support element | May 3, 2017 | Issued |
Array
(
[id] => 14707387
[patent_doc_number] => 10381456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-13
[patent_title] => Group IIIA-N HEMT with a tunnel diode in the gate stack
[patent_app_type] => utility
[patent_app_number] => 15/587021
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 5128
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587021
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587021 | Group IIIA-N HEMT with a tunnel diode in the gate stack | May 3, 2017 | Issued |
Array
(
[id] => 13543337
[patent_doc_number] => 20180323215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => Inverter Circuitry
[patent_app_type] => utility
[patent_app_number] => 15/587087
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5427
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587087
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587087 | Inverter circuitry | May 3, 2017 | Issued |
Array
(
[id] => 13559367
[patent_doc_number] => 20180331231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => A FIELD-EFFECT TRANSISTOR AND THE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/529082
[patent_app_country] => US
[patent_app_date] => 2017-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15529082
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/529082 | Field-effect transistor and the manufacturing method | Apr 24, 2017 | Issued |
Array
(
[id] => 12172173
[patent_doc_number] => 09890300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Germanium smoothing and chemical mechanical planarization processes'
[patent_app_type] => utility
[patent_app_number] => 15/490556
[patent_app_country] => US
[patent_app_date] => 2017-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 11467
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15490556
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/490556 | Germanium smoothing and chemical mechanical planarization processes | Apr 17, 2017 | Issued |
Array
(
[id] => 11840102
[patent_doc_number] => 20170221822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'ELECTRICAL FUSE AND/OR RESISTOR STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 15/487858
[patent_app_country] => US
[patent_app_date] => 2017-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3844
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15487858
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/487858 | Electrical fuse and/or resistor structures | Apr 13, 2017 | Issued |
Array
(
[id] => 13653437
[patent_doc_number] => 09853039
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-26
[patent_title] => Split-gate flash cell formed on recessed substrate
[patent_app_type] => utility
[patent_app_number] => 15/473372
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 8212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473372 | Split-gate flash cell formed on recessed substrate | Mar 28, 2017 | Issued |
Array
(
[id] => 13653437
[patent_doc_number] => 09853039
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-26
[patent_title] => Split-gate flash cell formed on recessed substrate
[patent_app_type] => utility
[patent_app_number] => 15/473372
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 8212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473372 | Split-gate flash cell formed on recessed substrate | Mar 28, 2017 | Issued |
Array
(
[id] => 13653437
[patent_doc_number] => 09853039
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-26
[patent_title] => Split-gate flash cell formed on recessed substrate
[patent_app_type] => utility
[patent_app_number] => 15/473372
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 8212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473372 | Split-gate flash cell formed on recessed substrate | Mar 28, 2017 | Issued |
Array
(
[id] => 13121857
[patent_doc_number] => 10079286
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Transistor with quantum point contact
[patent_app_type] => utility
[patent_app_number] => 15/472438
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 9952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15472438
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/472438 | Transistor with quantum point contact | Mar 28, 2017 | Issued |
Array
(
[id] => 13653437
[patent_doc_number] => 09853039
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-26
[patent_title] => Split-gate flash cell formed on recessed substrate
[patent_app_type] => utility
[patent_app_number] => 15/473372
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 8212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473372 | Split-gate flash cell formed on recessed substrate | Mar 28, 2017 | Issued |
Array
(
[id] => 12114994
[patent_doc_number] => 09870989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-16
[patent_title] => 'Electrical fuse and/or resistor structures'
[patent_app_type] => utility
[patent_app_number] => 15/466380
[patent_app_country] => US
[patent_app_date] => 2017-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3844
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15466380
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/466380 | Electrical fuse and/or resistor structures | Mar 21, 2017 | Issued |
Array
(
[id] => 11974719
[patent_doc_number] => 20170278873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'THIN FILM TRANSISTOR, THIN FILM TRANSISTOR PANEL, AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/461401
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5090
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461401
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461401 | Thin film transistor, thin film transistor panel, and method for manufacturing the same | Mar 15, 2017 | Issued |
Array
(
[id] => 13283293
[patent_doc_number] => 10153237
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-11
[patent_title] => Chip package and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/461334
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5682
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461334
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461334 | Chip package and method for forming the same | Mar 15, 2017 | Issued |
Array
(
[id] => 13019511
[patent_doc_number] => 10032875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Semiconductor device and method for manufacturing the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/461042
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 39
[patent_no_of_words] => 8416
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461042
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461042 | Semiconductor device and method for manufacturing the semiconductor device | Mar 15, 2017 | Issued |
Array
(
[id] => 14151509
[patent_doc_number] => 10256143
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Replacement contacts
[patent_app_type] => utility
[patent_app_number] => 15/461216
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5656
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461216 | Replacement contacts | Mar 15, 2017 | Issued |
Array
(
[id] => 13145725
[patent_doc_number] => 10090201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Method of manufacturing semiconductor device reducing variation in thickness of silicon layer among semiconductor wafers
[patent_app_type] => utility
[patent_app_number] => 15/461004
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 35
[patent_no_of_words] => 6539
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461004
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461004 | Method of manufacturing semiconductor device reducing variation in thickness of silicon layer among semiconductor wafers | Mar 15, 2017 | Issued |
Array
(
[id] => 13242971
[patent_doc_number] => 10134695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Fan-out semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/459322
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 8868
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15459322
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/459322 | Fan-out semiconductor package | Mar 14, 2017 | Issued |
Array
(
[id] => 12962137
[patent_doc_number] => 09873555
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Carrier tape comprising pockets including a base bottom portion and a raised bottom portion
[patent_app_type] => utility
[patent_app_number] => 15/459420
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3004
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15459420
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/459420 | Carrier tape comprising pockets including a base bottom portion and a raised bottom portion | Mar 14, 2017 | Issued |