Dung T Nguyen
Examiner (ID: 10437, Phone: (571)272-2297 , Office: P/2871 )
Most Active Art Unit | 2871 |
Art Unit(s) | 2871, 2828 |
Total Applications | 3235 |
Issued Applications | 2619 |
Pending Applications | 178 |
Abandoned Applications | 437 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17326720
[patent_doc_number] => 11217746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Ion beam etching fabricated sub 30nm Vias to reduce conductive material re-deposition for sub 60nm MRAM devices
[patent_app_type] => utility
[patent_app_number] => 16/894033
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 2040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894033
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894033 | Ion beam etching fabricated sub 30nm Vias to reduce conductive material re-deposition for sub 60nm MRAM devices | Jun 4, 2020 | Issued |
Array
(
[id] => 16332448
[patent_doc_number] => 20200303414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => 3-DIMENSIONAL NOR MEMORY ARRAY WITH VERY FINE PITCH: DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/894624
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -40
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894624
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894624 | 3-dimensional nor memory array with very fine pitch: device and method | Jun 4, 2020 | Issued |
Array
(
[id] => 17278218
[patent_doc_number] => 20210384416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => MAGNETIC TUNNEL JUNCTION STRUCTURE AND INTEGRATION SCHEMES
[patent_app_type] => utility
[patent_app_number] => 16/893366
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16893366
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/893366 | Magnetic tunnel junction structure and integration schemes | Jun 3, 2020 | Issued |
Array
(
[id] => 16631308
[patent_doc_number] => 20210049961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => SEMICONDUCTOR DEVICE AND DRIVING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/892422
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892422 | SEMICONDUCTOR DEVICE AND DRIVING METHOD THEREOF | Jun 3, 2020 | Abandoned |
Array
(
[id] => 16301281
[patent_doc_number] => 20200287004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => METHODS FOR PROCESSING HIGH ELECTRON MOBILITY TRANSISTOR (HEMT)
[patent_app_type] => utility
[patent_app_number] => 16/884005
[patent_app_country] => US
[patent_app_date] => 2020-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884005 | Methods for processing high electron mobility transistor (HEMT) | May 25, 2020 | Issued |
Array
(
[id] => 17218004
[patent_doc_number] => 20210351342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => SPIN-ORBIT TORQUE MRAM STRUCTURE AND MANUFACTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/871779
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16871779
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/871779 | Spin-orbit torque MRAM structure and manufacture thereof | May 10, 2020 | Issued |
Array
(
[id] => 17203839
[patent_doc_number] => 20210343934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => COMPOSITE MULTI-STACK SEED LAYER TO IMPROVE PMA FOR PERPENDICULAR MAGNETIC PINNING
[patent_app_type] => utility
[patent_app_number] => 16/865810
[patent_app_country] => US
[patent_app_date] => 2020-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3408
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16865810
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/865810 | Composite multi-stack seed layer to improve PMA for perpendicular magnetic pinning | May 3, 2020 | Issued |
Array
(
[id] => 17203835
[patent_doc_number] => 20210343930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR MEMORY STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/861224
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861224
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861224 | Semiconductor memory structure with magnetic tunneling junction stack and method for forming the same | Apr 28, 2020 | Issued |
Array
(
[id] => 17130547
[patent_doc_number] => 20210305316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/857152
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2943
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16857152
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/857152 | Magnetoresistive random access memory and method for fabricating the same | Apr 22, 2020 | Issued |
Array
(
[id] => 18236093
[patent_doc_number] => 11600660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => Bottom-pinned magnetic random access memory having a composite SOT structure
[patent_app_type] => utility
[patent_app_number] => 16/849571
[patent_app_country] => US
[patent_app_date] => 2020-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 3993
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16849571
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/849571 | Bottom-pinned magnetic random access memory having a composite SOT structure | Apr 14, 2020 | Issued |
Array
(
[id] => 17174463
[patent_doc_number] => 20210328134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => ULTRA-FAST MAGNETIC RANDOM ACCESS MEMORY HAVING A COMPOSITE SOT-MTJ STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/849551
[patent_app_country] => US
[patent_app_date] => 2020-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3576
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16849551
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/849551 | Ultra-fast magnetic random access memory having a composite SOT-MTJ structure | Apr 14, 2020 | Issued |
Array
(
[id] => 16422097
[patent_doc_number] => 20200347295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => InP Quantum Dots with GaP and Alp Shells and Methods of Producing the Same
[patent_app_type] => utility
[patent_app_number] => 16/841350
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16841350
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/841350 | InP Quantum Dots with GaP and Alp Shells and Methods of Producing the Same | Apr 5, 2020 | Abandoned |
Array
(
[id] => 16889219
[patent_doc_number] => 20210175416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => MAGNETIC JUNCTIONS HAVING ENHANCED TUNNEL MAGNETORESISTANCE AND UTILIZING HEUSLER COMPOUNDS
[patent_app_type] => utility
[patent_app_number] => 16/840179
[patent_app_country] => US
[patent_app_date] => 2020-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16840179
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/840179 | Magnetic junctions having enhanced tunnel magnetoresistance and utilizing heusler compounds | Apr 2, 2020 | Issued |
Array
(
[id] => 17145380
[patent_doc_number] => 20210313393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => Bidirectional Selector Device for Memory Applications
[patent_app_type] => utility
[patent_app_number] => 16/836922
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4919
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836922 | Bidirectional selector device for memory applications | Mar 31, 2020 | Issued |
Array
(
[id] => 16180511
[patent_doc_number] => 20200227480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/837003
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837003
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837003 | Semiconductor memory device having variable resistance elements provided between wiring lines | Mar 31, 2020 | Issued |
Array
(
[id] => 16180511
[patent_doc_number] => 20200227480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/837003
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837003
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837003 | Semiconductor memory device having variable resistance elements provided between wiring lines | Mar 31, 2020 | Issued |
Array
(
[id] => 16180511
[patent_doc_number] => 20200227480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/837003
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837003
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837003 | Semiconductor memory device having variable resistance elements provided between wiring lines | Mar 31, 2020 | Issued |
Array
(
[id] => 16180511
[patent_doc_number] => 20200227480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/837003
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837003
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837003 | Semiconductor memory device having variable resistance elements provided between wiring lines | Mar 31, 2020 | Issued |
Array
(
[id] => 17145380
[patent_doc_number] => 20210313393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => Bidirectional Selector Device for Memory Applications
[patent_app_type] => utility
[patent_app_number] => 16/836922
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4919
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836922 | Bidirectional selector device for memory applications | Mar 31, 2020 | Issued |
Array
(
[id] => 17590720
[patent_doc_number] => 11328997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Through-core via
[patent_app_type] => utility
[patent_app_number] => 16/830693
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7691
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16830693
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/830693 | Through-core via | Mar 25, 2020 | Issued |