
Duy Vu Nguyen Deo
Examiner (ID: 2984)
| Most Active Art Unit | 1713 |
| Art Unit(s) | 1765, 1792, 1713 |
| Total Applications | 1787 |
| Issued Applications | 1388 |
| Pending Applications | 135 |
| Abandoned Applications | 310 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12849061
[patent_doc_number] => 20180174860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => DESIGNER ATOMIC LAYER ETCHING
[patent_app_type] => utility
[patent_app_number] => 15/841205
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15841205
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/841205 | Designer atomic layer etching | Dec 12, 2017 | Issued |
Array
(
[id] => 16218421
[patent_doc_number] => 10734243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Etching method and substrate processing system
[patent_app_type] => utility
[patent_app_number] => 15/841147
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4529
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15841147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/841147 | Etching method and substrate processing system | Dec 12, 2017 | Issued |
Array
(
[id] => 12263653
[patent_doc_number] => 20180082849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'METHODS FOR SELECTIVE ETCHING OF A SILICON MATERIAL USING HF GAS WITHOUT NITROGEN ETCHANTS'
[patent_app_type] => utility
[patent_app_number] => 15/823083
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5977
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15823083
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/823083 | Methods for selective etching of a silicon material using HF gas without nitrogen etchants | Nov 26, 2017 | Issued |
Array
(
[id] => 13808279
[patent_doc_number] => 10181408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-15
[patent_title] => Chemical mechanical polishing method for tungsten using polyglycols and polyglycol derivatives
[patent_app_type] => utility
[patent_app_number] => 15/815292
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7322
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815292
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815292 | Chemical mechanical polishing method for tungsten using polyglycols and polyglycol derivatives | Nov 15, 2017 | Issued |
Array
(
[id] => 13131807
[patent_doc_number] => 10083842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-25
[patent_title] => Methods of sub-resolution substrate patterning
[patent_app_type] => utility
[patent_app_number] => 15/815374
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 4237
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815374
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815374 | Methods of sub-resolution substrate patterning | Nov 15, 2017 | Issued |
Array
(
[id] => 13293151
[patent_doc_number] => 10157776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/800444
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 27
[patent_no_of_words] => 6714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800444
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800444 | Semiconductor device and manufacturing method thereof | Oct 31, 2017 | Issued |
Array
(
[id] => 15452393
[patent_doc_number] => 20200039020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => METHOD FOR POLISHING A SEMICONDUCTOR WAFER ON BOTH SIDES
[patent_app_type] => utility
[patent_app_number] => 16/340223
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16340223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/340223 | Method for polishing a semiconductor wafer on both sides | Oct 26, 2017 | Issued |
Array
(
[id] => 16645488
[patent_doc_number] => 10923354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Etching method
[patent_app_type] => utility
[patent_app_number] => 16/485937
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 6418
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16485937
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/485937 | Etching method | Oct 25, 2017 | Issued |
Array
(
[id] => 12631278
[patent_doc_number] => 20180102256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-12
[patent_title] => SELECTIVE SiN LATERAL RECESS
[patent_app_type] => utility
[patent_app_number] => 15/792328
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15792328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/792328 | Selective SiN lateral recess | Oct 23, 2017 | Issued |
Array
(
[id] => 14151503
[patent_doc_number] => 10256140
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Method of reducing overlay error in via to grid patterning
[patent_app_type] => utility
[patent_app_number] => 15/788277
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 2618
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788277
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788277 | Method of reducing overlay error in via to grid patterning | Oct 18, 2017 | Issued |
Array
(
[id] => 14424077
[patent_doc_number] => 10316835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Method of determining output flow rate of gas output by flow rate controller of substrate processing apparatus
[patent_app_type] => utility
[patent_app_number] => 15/782168
[patent_app_country] => US
[patent_app_date] => 2017-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7563
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15782168
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/782168 | Method of determining output flow rate of gas output by flow rate controller of substrate processing apparatus | Oct 11, 2017 | Issued |
Array
(
[id] => 15388661
[patent_doc_number] => 10535528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Method of forming titanium oxide film and method of forming hard mask
[patent_app_type] => utility
[patent_app_number] => 15/730127
[patent_app_country] => US
[patent_app_date] => 2017-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 6508
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15730127
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/730127 | Method of forming titanium oxide film and method of forming hard mask | Oct 10, 2017 | Issued |
Array
(
[id] => 14397591
[patent_doc_number] => 10312086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Methods of fabricating a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/729370
[patent_app_country] => US
[patent_app_date] => 2017-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2848
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15729370
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/729370 | Methods of fabricating a semiconductor device | Oct 9, 2017 | Issued |
Array
(
[id] => 15015075
[patent_doc_number] => 10453696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Dual endpoint detection for advanced phase shift and binary photomasks
[patent_app_type] => utility
[patent_app_number] => 15/726233
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6316
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726233
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726233 | Dual endpoint detection for advanced phase shift and binary photomasks | Oct 4, 2017 | Issued |
Array
(
[id] => 18331756
[patent_doc_number] => 11637009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-25
[patent_title] => Cleaning method of glass substrate, manufacturing method of semiconductor device, and glass substrate
[patent_app_type] => utility
[patent_app_number] => 16/332546
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 86
[patent_no_of_words] => 40179
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332546 | Cleaning method of glass substrate, manufacturing method of semiconductor device, and glass substrate | Sep 28, 2017 | Issued |
Array
(
[id] => 14102589
[patent_doc_number] => 20190092970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => AQUEOUS LOW ABRASIVE SILICA SLURRY AND AMINE CARBOXYLIC ACID COMPOSITIONS FOR USE IN SHALLOW TRENCH ISOLATION AND METHODS OF MAKING AND USING THEM
[patent_app_type] => utility
[patent_app_number] => 15/718998
[patent_app_country] => US
[patent_app_date] => 2017-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15718998
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/718998 | Aqueous low abrasive silica slurry and amine carboxylic acid compositions for use in shallow trench isolation and methods of making and using them | Sep 27, 2017 | Issued |
Array
(
[id] => 16574890
[patent_doc_number] => 10896816
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Silicon residue removal in nanosheet transistors
[patent_app_type] => utility
[patent_app_number] => 15/715559
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7582
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15715559
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/715559 | Silicon residue removal in nanosheet transistors | Sep 25, 2017 | Issued |
Array
(
[id] => 12585345
[patent_doc_number] => 20180086944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => CHEMICAL MECHANICAL PLANARIZATION SLURRY AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 15/710897
[patent_app_country] => US
[patent_app_date] => 2017-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15710897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/710897 | Chemical mechanical planarization slurry and method for forming same | Sep 20, 2017 | Issued |
Array
(
[id] => 14075843
[patent_doc_number] => 20190086809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE INVOLVING CLEANING MASK MATERIAL
[patent_app_type] => utility
[patent_app_number] => 15/711864
[patent_app_country] => US
[patent_app_date] => 2017-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15711864
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/711864 | METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE INVOLVING CLEANING MASK MATERIAL | Sep 20, 2017 | Abandoned |
Array
(
[id] => 12263655
[patent_doc_number] => 20180082851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'SPACER FORMATION FOR SELF-ALIGNED MULTI-PATTERNING TECHNIQUE'
[patent_app_type] => utility
[patent_app_number] => 15/708264
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4534
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15708264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/708264 | Spacer formation for self-aligned multi-patterning technique | Sep 18, 2017 | Issued |