
Dwayne C. Jones
Examiner (ID: 7886, Phone: (571)272-0578 , Office: P/3991 )
| Most Active Art Unit | 1614 |
| Art Unit(s) | 1614, 1205, 1204, 3991 |
| Total Applications | 1333 |
| Issued Applications | 842 |
| Pending Applications | 270 |
| Abandoned Applications | 221 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9486415
[patent_doc_number] => 08732377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-20
[patent_title] => 'Interconnection apparatus and controlling method therefor'
[patent_app_type] => utility
[patent_app_number] => 13/296846
[patent_app_country] => US
[patent_app_date] => 2011-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 47
[patent_no_of_words] => 21241
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13296846
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/296846 | Interconnection apparatus and controlling method therefor | Nov 14, 2011 | Issued |
Array
(
[id] => 8823722
[patent_doc_number] => 20130124767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'INTEGRATED CIRCUIT HAVING A BUS NETWORK, AND METHOD FOR THE INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/295461
[patent_app_country] => US
[patent_app_date] => 2011-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13295461
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/295461 | Integrated circuit having a bus network, and method for the integrated circuit | Nov 13, 2011 | Issued |
Array
(
[id] => 10879411
[patent_doc_number] => 08904209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Estimating and managing power consumption of computing devices using power models'
[patent_app_type] => utility
[patent_app_number] => 13/295112
[patent_app_country] => US
[patent_app_date] => 2011-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13295112
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/295112 | Estimating and managing power consumption of computing devices using power models | Nov 13, 2011 | Issued |
Array
(
[id] => 8222830
[patent_doc_number] => 20120137035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'COMPUTING DEVICE AND SERIAL COMMUNICATION METHOD OF THE COMPUTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/294196
[patent_app_country] => US
[patent_app_date] => 2011-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1473
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13294196
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/294196 | Computing device and serial communication method of the computing device | Nov 10, 2011 | Issued |
Array
(
[id] => 8823725
[patent_doc_number] => 20130124770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'Configuring Expansion Component Interconnect (\'ECI\') Physical Functions On An ECI Device In A Computing System'
[patent_app_type] => utility
[patent_app_number] => 13/293806
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5158
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13293806
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/293806 | Configuring expansion component interconnect (‘ECI’) physical functions on an ECI device in a computing system | Nov 9, 2011 | Issued |
Array
(
[id] => 8291525
[patent_doc_number] => 20120179851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-12
[patent_title] => 'Computer System Interrupt Handling'
[patent_app_type] => utility
[patent_app_number] => 13/292721
[patent_app_country] => US
[patent_app_date] => 2011-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6979
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13292721
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/292721 | Computer system interrupt handling | Nov 8, 2011 | Issued |
Array
(
[id] => 9592892
[patent_doc_number] => 08782457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Information processing apparatus and control method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/291610
[patent_app_country] => US
[patent_app_date] => 2011-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3678
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13291610
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/291610 | Information processing apparatus and control method thereof | Nov 7, 2011 | Issued |
Array
(
[id] => 9486550
[patent_doc_number] => 08732512
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-20
[patent_title] => 'Semiconductor device having DLL circuit'
[patent_app_type] => utility
[patent_app_number] => 13/291733
[patent_app_country] => US
[patent_app_date] => 2011-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6145
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13291733
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/291733 | Semiconductor device having DLL circuit | Nov 7, 2011 | Issued |
Array
(
[id] => 9680543
[patent_doc_number] => 08819470
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-26
[patent_title] => 'Switching device, a switching device control method and a switching device control program'
[patent_app_type] => utility
[patent_app_number] => 13/290614
[patent_app_country] => US
[patent_app_date] => 2011-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5153
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13290614
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/290614 | Switching device, a switching device control method and a switching device control program | Nov 6, 2011 | Issued |
Array
(
[id] => 9169832
[patent_doc_number] => 08595525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-26
[patent_title] => 'On-chip thermal management techniques using inter-processor time dependent power density data for indentification of thermal aggressors'
[patent_app_type] => utility
[patent_app_number] => 13/290456
[patent_app_country] => US
[patent_app_date] => 2011-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9250
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13290456
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/290456 | On-chip thermal management techniques using inter-processor time dependent power density data for indentification of thermal aggressors | Nov 6, 2011 | Issued |
Array
(
[id] => 8218073
[patent_doc_number] => 20120133402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING MULTIPLEXER'
[patent_app_type] => utility
[patent_app_number] => 13/290541
[patent_app_country] => US
[patent_app_date] => 2011-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8294
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13290541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/290541 | Semiconductor device having multiplexer | Nov 6, 2011 | Issued |
Array
(
[id] => 8222956
[patent_doc_number] => 20120137156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'CONTROLLING CIRCUIT WITH POWER SAVING MECHANISM AND ERRONEOUS WAKE-UP PREVENTING MECHANISM AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/290134
[patent_app_country] => US
[patent_app_date] => 2011-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7253
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13290134
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/290134 | Controlling circuit with power saving mechanism and method thereof | Nov 6, 2011 | Issued |
Array
(
[id] => 8170127
[patent_doc_number] => 20120106663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'METHOD FOR TRANSMITTING DATA'
[patent_app_type] => utility
[patent_app_number] => 13/286880
[patent_app_country] => US
[patent_app_date] => 2011-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4670
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20120106663.pdf
[firstpage_image] =>[orig_patent_app_number] => 13286880
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/286880 | METHOD FOR TRANSMITTING DATA | Oct 31, 2011 | Abandoned |
Array
(
[id] => 8337349
[patent_doc_number] => 20120204056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'Power Signature Obfuscation'
[patent_app_type] => utility
[patent_app_number] => 13/317600
[patent_app_country] => US
[patent_app_date] => 2011-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5466
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13317600
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/317600 | Power Signature Obfuscation | Oct 23, 2011 | Abandoned |
Array
(
[id] => 9680383
[patent_doc_number] => 08819310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-26
[patent_title] => 'System-on-chip and data arbitration method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/276748
[patent_app_country] => US
[patent_app_date] => 2011-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6247
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13276748
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/276748 | System-on-chip and data arbitration method thereof | Oct 18, 2011 | Issued |
Array
(
[id] => 8449074
[patent_doc_number] => 08291141
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-16
[patent_title] => 'Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports'
[patent_app_type] => utility
[patent_app_number] => 13/270073
[patent_app_country] => US
[patent_app_date] => 2011-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 8005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13270073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/270073 | Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports | Oct 9, 2011 | Issued |
Array
(
[id] => 8378191
[patent_doc_number] => 08260999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-04
[patent_title] => 'Wireless communication with a dock'
[patent_app_type] => utility
[patent_app_number] => 13/250574
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 34499
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13250574
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/250574 | Wireless communication with a dock | Sep 29, 2011 | Issued |
Array
(
[id] => 8354938
[patent_doc_number] => 08250278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-21
[patent_title] => 'Dock-specific display modes'
[patent_app_type] => utility
[patent_app_number] => 13/250263
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 29965
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13250263
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/250263 | Dock-specific display modes | Sep 29, 2011 | Issued |
Array
(
[id] => 10034424
[patent_doc_number] => 09075743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Managing bandwidth allocation in a processing node using distributed arbitration'
[patent_app_type] => utility
[patent_app_number] => 13/237749
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 8842
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13237749
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/237749 | Managing bandwidth allocation in a processing node using distributed arbitration | Sep 19, 2011 | Issued |
Array
(
[id] => 8247083
[patent_doc_number] => 08205029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-19
[patent_title] => 'Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC)'
[patent_app_type] => utility
[patent_app_number] => 13/230130
[patent_app_country] => US
[patent_app_date] => 2011-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/205/08205029.pdf
[firstpage_image] =>[orig_patent_app_number] => 13230130
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/230130 | Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC) | Sep 11, 2011 | Issued |