
Earl N. Taylor
Examiner (ID: 3487, Phone: (571)272-8894 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818, 2896 |
| Total Applications | 1267 |
| Issued Applications | 1069 |
| Pending Applications | 80 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16995402
[patent_doc_number] => 20210233822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => SEMICONDUCTOR DEVICE, PAD STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/231906
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4981
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231906 | SEMICONDUCTOR DEVICE, PAD STRUCTURE AND FABRICATION METHOD THEREOF | Apr 14, 2021 | Abandoned |
Array
(
[id] => 18088777
[patent_doc_number] => 11538916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/231126
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 9386
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231126
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231126 | Semiconductor device | Apr 14, 2021 | Issued |
Array
(
[id] => 17668530
[patent_doc_number] => 11362235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Substrate structuring methods
[patent_app_type] => utility
[patent_app_number] => 17/227763
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 23
[patent_no_of_words] => 5750
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227763
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227763 | Substrate structuring methods | Apr 11, 2021 | Issued |
Array
(
[id] => 17825952
[patent_doc_number] => 11430908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Method for removing undesired coating from front face of crystalline silicon solar cell
[patent_app_type] => utility
[patent_app_number] => 17/227369
[patent_app_country] => US
[patent_app_date] => 2021-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1845
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227369
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227369 | Method for removing undesired coating from front face of crystalline silicon solar cell | Apr 10, 2021 | Issued |
Array
(
[id] => 17431991
[patent_doc_number] => 20220059700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/223600
[patent_app_country] => US
[patent_app_date] => 2021-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17223600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/223600 | Semiconductor device and method of manufacture | Apr 5, 2021 | Issued |
Array
(
[id] => 18156357
[patent_doc_number] => 11569352
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Protrusion field-effect transistor and methods of making the same
[patent_app_type] => utility
[patent_app_number] => 17/222028
[patent_app_country] => US
[patent_app_date] => 2021-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 35
[patent_no_of_words] => 7439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17222028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/222028 | Protrusion field-effect transistor and methods of making the same | Apr 4, 2021 | Issued |
Array
(
[id] => 16981636
[patent_doc_number] => 20210225873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => Staggered Word Line Architecture for Reduced Disturb in 3-Dimensional NOR Memory Arrays
[patent_app_type] => utility
[patent_app_number] => 17/221677
[patent_app_country] => US
[patent_app_date] => 2021-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2005
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17221677
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/221677 | Staggered word line architecture for reduced disturb in 3-dimensional NOR memory arrays | Apr 1, 2021 | Issued |
Array
(
[id] => 18713035
[patent_doc_number] => 20230335668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => METHOD FOR IMPROVING THE OHMIC CONTACT BEHAVIOR BETWEEN A CONTACT GRID AND AN EMITTER LAYER OF A SILICON SOLAR CELL
[patent_app_type] => utility
[patent_app_number] => 17/996373
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6055
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17996373
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/996373 | Method for improving the ohmic contact behavior between a contact grid and an emitter layer of a silicon solar cell | Mar 31, 2021 | Issued |
Array
(
[id] => 17971389
[patent_doc_number] => 11488938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Semiconductor packages with pass-through clock traces and associated systems and methods
[patent_app_type] => utility
[patent_app_number] => 17/219821
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219821
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/219821 | Semiconductor packages with pass-through clock traces and associated systems and methods | Mar 30, 2021 | Issued |
Array
(
[id] => 20471099
[patent_doc_number] => 12527147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Semiconductor nanoparticle-based detection
[patent_app_type] => utility
[patent_app_number] => 17/912834
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 2436
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17912834
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/912834 | Semiconductor nanoparticle-based detection | Mar 18, 2021 | Issued |
Array
(
[id] => 18137427
[patent_doc_number] => 11563116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Vertical type transistor, inverter including the same, and vertical type semiconductor device including the same
[patent_app_type] => utility
[patent_app_number] => 17/201485
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12260
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201485 | Vertical type transistor, inverter including the same, and vertical type semiconductor device including the same | Mar 14, 2021 | Issued |
Array
(
[id] => 18032127
[patent_doc_number] => 11515327
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Semiconductor device and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 17/200987
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 7793
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200987
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200987 | Semiconductor device and method for manufacturing same | Mar 14, 2021 | Issued |
Array
(
[id] => 18048116
[patent_doc_number] => 11522074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/200226
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 61
[patent_no_of_words] => 6385
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200226 | Semiconductor device and manufacturing method thereof | Mar 11, 2021 | Issued |
Array
(
[id] => 17978813
[patent_doc_number] => 11495688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Source and drain epitaxy and isolation for gate structures
[patent_app_type] => utility
[patent_app_number] => 17/197477
[patent_app_country] => US
[patent_app_date] => 2021-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 9375
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17197477
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/197477 | Source and drain epitaxy and isolation for gate structures | Mar 9, 2021 | Issued |
Array
(
[id] => 17871074
[patent_doc_number] => 20220293811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => PHOTODETECTORS USED WITH BROADBAND SIGNAL
[patent_app_type] => utility
[patent_app_number] => 17/196756
[patent_app_country] => US
[patent_app_date] => 2021-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17196756
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/196756 | Photodetectors used with broadband signal | Mar 8, 2021 | Issued |
Array
(
[id] => 17424513
[patent_doc_number] => 11257977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Diffusion based ex-situ group V (P, As, Sb, Bi) doping in polycrystalline CdTe thin film solar cells
[patent_app_type] => utility
[patent_app_number] => 17/190664
[patent_app_country] => US
[patent_app_date] => 2021-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9593
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17190664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/190664 | Diffusion based ex-situ group V (P, As, Sb, Bi) doping in polycrystalline CdTe thin film solar cells | Mar 2, 2021 | Issued |
Array
(
[id] => 17486304
[patent_doc_number] => 20220093808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MAKING
[patent_app_type] => utility
[patent_app_number] => 17/189379
[patent_app_country] => US
[patent_app_date] => 2021-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17189379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/189379 | Semiconductor device and method of making | Mar 1, 2021 | Issued |
Array
(
[id] => 18362914
[patent_doc_number] => 20230144505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => IMAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/795260
[patent_app_country] => US
[patent_app_date] => 2021-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17795260
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/795260 | Imaging device | Feb 2, 2021 | Issued |
Array
(
[id] => 17373959
[patent_doc_number] => 20220029011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/157330
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17157330
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/157330 | Semiconductor device and method of manufacture | Jan 24, 2021 | Issued |
Array
(
[id] => 16812470
[patent_doc_number] => 20210135025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => METHOD AND OPTOELECTRONIC STRUCTURE PROVIDING POLYSILICON PHOTONIC DEVICES WITH DIFFERENT OPTICAL PROPERTIES IN DIFFERENT REGIONS
[patent_app_type] => utility
[patent_app_number] => 17/145301
[patent_app_country] => US
[patent_app_date] => 2021-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17145301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/145301 | Method and optoelectronic structure providing polysilicon photonic devices with different optical properties in different regions | Jan 8, 2021 | Issued |