
Earl N. Taylor
Examiner (ID: 386, Phone: (571)272-8894 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818, 2896 |
| Total Applications | 1237 |
| Issued Applications | 1049 |
| Pending Applications | 84 |
| Abandoned Applications | 135 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16456256
[patent_doc_number] => 20200365682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => Negative Capacitance FET with Improved Reliability Performance
[patent_app_type] => utility
[patent_app_number] => 16/983456
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983456
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983456 | Negative capacitance FET with improved reliability performance | Aug 2, 2020 | Issued |
Array
(
[id] => 17765135
[patent_doc_number] => 20220238748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SOLAR CELL AND PREPARATION METHOD THEREFOR, METHOD FOR PROCESSING N-TYPE DOPED SILICON FILM, AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/618821
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17618821
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/618821 | SOLAR CELL AND PREPARATION METHOD THEREFOR, METHOD FOR PROCESSING N-TYPE DOPED SILICON FILM, AND SEMICONDUCTOR DEVICE | Jul 26, 2020 | Pending |
Array
(
[id] => 17166247
[patent_doc_number] => 11152359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Integrated circuit device and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/929269
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 30
[patent_no_of_words] => 8944
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929269
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929269 | Integrated circuit device and a method of manufacturing the same | Jul 14, 2020 | Issued |
Array
(
[id] => 17239714
[patent_doc_number] => 11183607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Trench process and structure for backside contact solar cells with polysilicon doped regions
[patent_app_type] => utility
[patent_app_number] => 16/923239
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 3736
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16923239
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/923239 | Trench process and structure for backside contact solar cells with polysilicon doped regions | Jul 7, 2020 | Issued |
Array
(
[id] => 16820162
[patent_doc_number] => 11005002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Manufacturing of a semiconductor photosensitive device
[patent_app_type] => utility
[patent_app_number] => 16/946796
[patent_app_country] => US
[patent_app_date] => 2020-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4678
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16946796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/946796 | Manufacturing of a semiconductor photosensitive device | Jul 6, 2020 | Issued |
Array
(
[id] => 17745854
[patent_doc_number] => 11393939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Photo sensing device and method of fabricating the photo sensing device
[patent_app_type] => utility
[patent_app_number] => 16/921858
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 9499
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921858
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921858 | Photo sensing device and method of fabricating the photo sensing device | Jul 5, 2020 | Issued |
Array
(
[id] => 16394783
[patent_doc_number] => 20200335724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/920826
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16920826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/920826 | Display device | Jul 5, 2020 | Issued |
Array
(
[id] => 16835284
[patent_doc_number] => 11011544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Staggered word line architecture for reduced disturb in 3-dimensional NOR memory arrays
[patent_app_type] => utility
[patent_app_number] => 16/920603
[patent_app_country] => US
[patent_app_date] => 2020-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 1979
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16920603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/920603 | Staggered word line architecture for reduced disturb in 3-dimensional NOR memory arrays | Jul 2, 2020 | Issued |
Array
(
[id] => 17493392
[patent_doc_number] => 11282705
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/916116
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 9374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16916116
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/916116 | Semiconductor device and method of forming the same | Jun 29, 2020 | Issued |
Array
(
[id] => 16528791
[patent_doc_number] => 20200402872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => ELECTRONIC MODULE AND EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 16/904675
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8752
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904675
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904675 | Electronic module and equipment | Jun 17, 2020 | Issued |
Array
(
[id] => 16516242
[patent_doc_number] => 20200395500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => WATER SOLUBLE OXIDE LIFTOFF LAYERS FOR GAAS PHOTOVOLTAICS
[patent_app_type] => utility
[patent_app_number] => 16/904267
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2942
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904267
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904267 | Water soluble oxide liftoff layers for GaAs photovoltaics | Jun 16, 2020 | Issued |
Array
(
[id] => 18387272
[patent_doc_number] => 11658065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure
[patent_app_type] => utility
[patent_app_number] => 16/902203
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5603
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902203
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902203 | Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure | Jun 14, 2020 | Issued |
Array
(
[id] => 18286252
[patent_doc_number] => 20230101724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => PHOTODIODE, MANUFACTURING METHOD THEREOF, AND DISPLAY SCREEN
[patent_app_type] => utility
[patent_app_number] => 16/975712
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3311
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16975712
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/975712 | Photodiode, manufacturing method thereof, and display screen | Jun 11, 2020 | Issued |
Array
(
[id] => 17509474
[patent_doc_number] => 20220102577
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2022-03-31
[patent_title] => DISTRIBUTED BRAGG REFLECTOR STRUCTURES IN MULTIJUNCTION SOLAR CELLS
[patent_app_type] => utility
[patent_app_number] => 16/897638
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897638
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897638 | Distributed bragg reflector structures in multijunction solar cells | Jun 9, 2020 | Issued |
Array
(
[id] => 17509474
[patent_doc_number] => 20220102577
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2022-03-31
[patent_title] => DISTRIBUTED BRAGG REFLECTOR STRUCTURES IN MULTIJUNCTION SOLAR CELLS
[patent_app_type] => utility
[patent_app_number] => 16/897638
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897638
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897638 | Distributed bragg reflector structures in multijunction solar cells | Jun 9, 2020 | Issued |
Array
(
[id] => 17278101
[patent_doc_number] => 20210384299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => NON-PLANAR TRANSISTOR ARRANGEMENTS WITH ASYMMETRIC GATE ENCLOSURES
[patent_app_type] => utility
[patent_app_number] => 16/892447
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892447
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892447 | Non-planar transistor arrangements with asymmetric gate enclosures | Jun 3, 2020 | Issued |
Array
(
[id] => 16624903
[patent_doc_number] => 20210043556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING VIA AND WIRING
[patent_app_type] => utility
[patent_app_number] => 16/877945
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877945
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877945 | Semiconductor device including via and wiring | May 18, 2020 | Issued |
Array
(
[id] => 17232351
[patent_doc_number] => 20210358908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => SOURCE OR DRAIN STRUCTURES WITH HIGH PHOSPHOROUS DOPANT CONCENTRATION
[patent_app_type] => utility
[patent_app_number] => 16/876495
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16876495
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/876495 | Source or drain structures with high phosphorous dopant concentration | May 17, 2020 | Issued |
Array
(
[id] => 16566816
[patent_doc_number] => 10892192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Non-planar I/O and logic semiconductor devices having different workfunction on common substrate
[patent_app_type] => utility
[patent_app_number] => 15/930700
[patent_app_country] => US
[patent_app_date] => 2020-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 7528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15930700
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/930700 | Non-planar I/O and logic semiconductor devices having different workfunction on common substrate | May 12, 2020 | Issued |
Array
(
[id] => 17772373
[patent_doc_number] => 11404325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Silicon and silicon germanium nanowire formation
[patent_app_type] => utility
[patent_app_number] => 16/870248
[patent_app_country] => US
[patent_app_date] => 2020-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9914
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16870248
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/870248 | Silicon and silicon germanium nanowire formation | May 7, 2020 | Issued |