| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6640333
[patent_doc_number] => 20100005338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'Programmable Logic Configuration for Instruction Extensions'
[patent_app_type] => utility
[patent_app_number] => 12/561184
[patent_app_country] => US
[patent_app_date] => 2009-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7831
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20100005338.pdf
[firstpage_image] =>[orig_patent_app_number] => 12561184
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/561184 | Programmable Logic Configuration for Instruction Extensions | Sep 15, 2009 | Abandoned |
Array
(
[id] => 6362818
[patent_doc_number] => 20100332812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'METHOD, SYSTEM AND COMPUTER-ACCESSIBLE MEDIUM FOR LOW-POWER BRANCH PREDICTION'
[patent_app_type] => utility
[patent_app_number] => 12/490918
[patent_app_country] => US
[patent_app_date] => 2009-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5122
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0332/20100332812.pdf
[firstpage_image] =>[orig_patent_app_number] => 12490918
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/490918 | METHOD, SYSTEM AND COMPUTER-ACCESSIBLE MEDIUM FOR LOW-POWER BRANCH PREDICTION | Jun 23, 2009 | Abandoned |
Array
(
[id] => 6633977
[patent_doc_number] => 20100325395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'DEPENDENCE PREDICTION IN A MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/487804
[patent_app_country] => US
[patent_app_date] => 2009-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11345
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0325/20100325395.pdf
[firstpage_image] =>[orig_patent_app_number] => 12487804
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487804 | DEPENDENCE PREDICTION IN A MEMORY SYSTEM | Jun 18, 2009 | Abandoned |
Array
(
[id] => 5476207
[patent_doc_number] => 20090249347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'VIRTUAL MULTIPROCESSOR, SYSTEM LSI, MOBILE PHONE, AND CONTROL METHOD FOR VIRTUAL MULTIPROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/411563
[patent_app_country] => US
[patent_app_date] => 2009-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6897
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20090249347.pdf
[firstpage_image] =>[orig_patent_app_number] => 12411563
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/411563 | VIRTUAL MULTIPROCESSOR, SYSTEM LSI, MOBILE PHONE, AND CONTROL METHOD FOR VIRTUAL MULTIPROCESSOR | Mar 25, 2009 | Abandoned |
Array
(
[id] => 7686417
[patent_doc_number] => 20090177874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'Processor apparatus and conditional branch processing method'
[patent_app_type] => utility
[patent_app_number] => 12/318726
[patent_app_country] => US
[patent_app_date] => 2009-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13641
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20090177874.pdf
[firstpage_image] =>[orig_patent_app_number] => 12318726
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/318726 | Processor apparatus and conditional branch processing method | Jan 6, 2009 | Abandoned |
Array
(
[id] => 5565832
[patent_doc_number] => 20090138685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-28
[patent_title] => 'Processor for processing instruction set of plurality of instructions packed into single code'
[patent_app_type] => utility
[patent_app_number] => 12/292799
[patent_app_country] => US
[patent_app_date] => 2008-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5345
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20090138685.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292799
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292799 | Processor for processing instruction set of plurality of instructions packed into single code | Nov 25, 2008 | Abandoned |
Array
(
[id] => 6389911
[patent_doc_number] => 20100083270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'RESOURCE CLASS BINDING FOR INDUSTRIAL AUTOMATION'
[patent_app_type] => utility
[patent_app_number] => 12/241215
[patent_app_country] => US
[patent_app_date] => 2008-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7152
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20100083270.pdf
[firstpage_image] =>[orig_patent_app_number] => 12241215
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/241215 | RESOURCE CLASS BINDING FOR INDUSTRIAL AUTOMATION | Sep 29, 2008 | Abandoned |
Array
(
[id] => 5430485
[patent_doc_number] => 20090089795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'Information processing apparatus, control method of information processing apparatus, and control program of information processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/230452
[patent_app_country] => US
[patent_app_date] => 2008-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7806
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20090089795.pdf
[firstpage_image] =>[orig_patent_app_number] => 12230452
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/230452 | Information processing apparatus, control method of information processing apparatus, and control program of information processing apparatus | Aug 27, 2008 | Abandoned |
Array
(
[id] => 6263633
[patent_doc_number] => 20100031252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-04
[patent_title] => 'Method And System For Monitoring The Performance Of An Application And At Least One Storage Device For Storing Code Which Performs The Method'
[patent_app_type] => utility
[patent_app_number] => 12/181478
[patent_app_country] => US
[patent_app_date] => 2008-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3521
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20100031252.pdf
[firstpage_image] =>[orig_patent_app_number] => 12181478
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/181478 | Method And System For Monitoring The Performance Of An Application And At Least One Storage Device For Storing Code Which Performs The Method | Jul 28, 2008 | Abandoned |
Array
(
[id] => 5548414
[patent_doc_number] => 20090158291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'METHOD FOR ASSIGNING RESOURCE OF UNITED SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/180255
[patent_app_country] => US
[patent_app_date] => 2008-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20090158291.pdf
[firstpage_image] =>[orig_patent_app_number] => 12180255
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/180255 | METHOD FOR ASSIGNING RESOURCE OF UNITED SYSTEM | Jul 24, 2008 | Abandoned |
Array
(
[id] => 5232566
[patent_doc_number] => 20070294675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-20
[patent_title] => 'Method and apparatus for handling exceptions during binding to native code'
[patent_app_type] => utility
[patent_app_number] => 11/546012
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7232
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0294/20070294675.pdf
[firstpage_image] =>[orig_patent_app_number] => 11546012
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/546012 | Method and apparatus for handling exceptions during binding to native code | Oct 9, 2006 | Abandoned |
Array
(
[id] => 7118771
[patent_doc_number] => 20050071518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Flag value renaming'
[patent_app_type] => utility
[patent_app_number] => 10/677039
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3339
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071518.pdf
[firstpage_image] =>[orig_patent_app_number] => 10677039
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/677039 | Flag value renaming | Sep 29, 2003 | Abandoned |
Array
(
[id] => 7118862
[patent_doc_number] => 20050071609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Method and apparatus to autonomically take an exception on specified instructions'
[patent_app_type] => utility
[patent_app_number] => 10/674606
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15210
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071609.pdf
[firstpage_image] =>[orig_patent_app_number] => 10674606
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/674606 | Method and apparatus to autonomically take an exception on specified instructions | Sep 29, 2003 | Abandoned |
Array
(
[id] => 7118865
[patent_doc_number] => 20050071612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Method and apparatus for generating interrupts upon execution of marked instructions and upon access to marked memory locations'
[patent_app_type] => utility
[patent_app_number] => 10/675831
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15218
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071612.pdf
[firstpage_image] =>[orig_patent_app_number] => 10675831
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/675831 | Method and apparatus for generating interrupts upon execution of marked instructions and upon access to marked memory locations | Sep 29, 2003 | Abandoned |
Array
(
[id] => 6679632
[patent_doc_number] => 20030229773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-11
[patent_title] => 'Pile processing system and method for parallel processors'
[patent_app_type] => new
[patent_app_number] => 10/447455
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8241
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20030229773.pdf
[firstpage_image] =>[orig_patent_app_number] => 10447455
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/447455 | Pile processing system and method for parallel processors | May 27, 2003 | Abandoned |
Array
(
[id] => 5965690
[patent_doc_number] => 20020089572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => 'Cartridge having piezoelectric jet module and process for producing piezoelectric inkjet printhead'
[patent_app_type] => new
[patent_app_number] => 10/035055
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5158
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20020089572.pdf
[firstpage_image] =>[orig_patent_app_number] => 10035055
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/035055 | Process for producing inkjet printhead | Dec 26, 2001 | Issued |
Array
(
[id] => 3441125
[patent_doc_number] => 05463770
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-31
[patent_title] => 'System and method for controlling data storage in a data processing system in which objects generated within a lower level language program are associated with memory slots allocated to another program'
[patent_app_type] => 1
[patent_app_number] => 8/400301
[patent_app_country] => US
[patent_app_date] => 1995-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4593
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/463/05463770.pdf
[firstpage_image] =>[orig_patent_app_number] => 400301
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/400301 | System and method for controlling data storage in a data processing system in which objects generated within a lower level language program are associated with memory slots allocated to another program | Mar 5, 1995 | Issued |
Array
(
[id] => 3132656
[patent_doc_number] => 05450552
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-12
[patent_title] => 'Expanded address bus system for providing address signals to expanding devices'
[patent_app_type] => 1
[patent_app_number] => 8/377683
[patent_app_country] => US
[patent_app_date] => 1995-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 20
[patent_no_of_words] => 3330
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 379
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/450/05450552.pdf
[firstpage_image] =>[orig_patent_app_number] => 377683
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/377683 | Expanded address bus system for providing address signals to expanding devices | Jan 24, 1995 | Issued |
Array
(
[id] => 3454088
[patent_doc_number] => 05430844
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Communication control system for transmitting, from one data processing device to another, data along with an identification of the address at which the data is to be stored upon reception'
[patent_app_type] => 1
[patent_app_number] => 8/316830
[patent_app_country] => US
[patent_app_date] => 1994-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 9863
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 473
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/430/05430844.pdf
[firstpage_image] =>[orig_patent_app_number] => 316830
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/316830 | Communication control system for transmitting, from one data processing device to another, data along with an identification of the address at which the data is to be stored upon reception | Oct 2, 1994 | Issued |
| 08/288646 | A PARALLEL PROCESSING SYSTEM FOR VIRTUAL PROCESSOR IMPLEMENTATION OF MACHINE-LANGUAGE INSTRUCTIONS | Aug 9, 1994 | Abandoned |