Edgardo Ortiz

Array ( [id] => 4242776 [patent_doc_number] => 06144082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Semiconductor device equipped with semiconductor circuits composed of semiconductor elements and process for production thereof' [patent_app_type] => 1 [patent_app_number] => 9/353282 [patent_app_country] => US [patent_app_date] => 1999-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 37 [patent_no_of_words] => 9365 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144082.pdf [firstpage_image] =>[orig_patent_app_number] => 353282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1509364 [patent_doc_number] => 06441444 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Semiconductor device having a nitride barrier for preventing formation of structural defects' [patent_app_type] => B1 [patent_app_number] => 09/352401 [patent_app_country] => US [patent_app_date] => 1999-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 3793 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/441/06441444.pdf [firstpage_image] =>[orig_patent_app_number] => 09352401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4163166 [patent_doc_number] => 06114735 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Field effect transistors and method of forming field effect transistors' [patent_app_type] => 1 [patent_app_number] => 9/347432 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2866 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114735.pdf [firstpage_image] =>[orig_patent_app_number] => 347432 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183043 [patent_doc_number] => 06737710 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-18 [patent_title] => 'Transistor structure having silicide source/drain extensions' [patent_app_type] => B2 [patent_app_number] => 09/343293 [patent_app_country] => US [patent_app_date] => 1999-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3755 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737710.pdf [firstpage_image] =>[orig_patent_app_number] => 09343293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257283 [patent_doc_number] => 06207990 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Eeprom memory cell and corresponding manufacturing method' [patent_app_type] => 1 [patent_app_number] => 9/343120 [patent_app_country] => US [patent_app_date] => 1999-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 2423 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207990.pdf [firstpage_image] =>[orig_patent_app_number] => 343120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580206 [patent_doc_number] => 06448598 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-09-10 [patent_title] => 'Semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 09/338542 [patent_app_country] => US [patent_app_date] => 1999-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1887 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/448/06448598.pdf [firstpage_image] =>[orig_patent_app_number] => 09338542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4254497 [patent_doc_number] => 06222229 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Self-aligned shield structure for realizing high frequency power MOSFET devices with improved reliability' [patent_app_type] => 1 [patent_app_number] => 9/333123 [patent_app_country] => US [patent_app_date] => 1999-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 2182 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222229.pdf [firstpage_image] =>[orig_patent_app_number] => 333123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1300102 [patent_doc_number] => 06627957 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Semiconductor device and fabrication method thereof' [patent_app_type] => B1 [patent_app_number] => 09/328311 [patent_app_country] => US [patent_app_date] => 1999-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3327 [patent_no_of_claims] => 72 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/627/06627957.pdf [firstpage_image] =>[orig_patent_app_number] => 09328311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4360743 [patent_doc_number] => 06218712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Semiconductor device and method of manufacturing same' [patent_app_type] => 1 [patent_app_number] => 9/325043 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 7957 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218712.pdf [firstpage_image] =>[orig_patent_app_number] => 325043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4292309 [patent_doc_number] => 06268622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Non-volatile memory device and fabrication method thereof' [patent_app_type] => 1 [patent_app_number] => 9/323853 [patent_app_country] => US [patent_app_date] => 1999-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 3587 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/268/06268622.pdf [firstpage_image] =>[orig_patent_app_number] => 323853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366281 [patent_doc_number] => 06255703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Device with lower LDD resistance' [patent_app_type] => 1 [patent_app_number] => 9/324462 [patent_app_country] => US [patent_app_date] => 1999-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6267 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255703.pdf [firstpage_image] =>[orig_patent_app_number] => 324462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222569 [patent_doc_number] => 06111309 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/322741 [patent_app_country] => US [patent_app_date] => 1999-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2514 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111309.pdf [firstpage_image] =>[orig_patent_app_number] => 322741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7076933 [patent_doc_number] => 20010040275 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'RADIATION-HARDENED SEMOCONDUCTOR DEVICE' [patent_app_type] => new [patent_app_number] => 09/314581 [patent_app_country] => US [patent_app_date] => 1999-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6094 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040275.pdf [firstpage_image] =>[orig_patent_app_number] => 09314581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1587830 [patent_doc_number] => 06359313 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Electrostatic discharge protection transistor for a semiconductor chip' [patent_app_type] => B1 [patent_app_number] => 09/313882 [patent_app_country] => US [patent_app_date] => 1999-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2188 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359313.pdf [firstpage_image] =>[orig_patent_app_number] => 09313882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422597 [patent_doc_number] => 06194765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Integrated electrical circuit having at least one memory cell and method for fabricating it' [patent_app_type] => 1 [patent_app_number] => 9/313433 [patent_app_country] => US [patent_app_date] => 1999-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 31 [patent_no_of_words] => 5686 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 455 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194765.pdf [firstpage_image] =>[orig_patent_app_number] => 313433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4210113 [patent_doc_number] => 06078089 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Semiconductor device having cobalt niobate-metal silicide electrode structure and process of fabrication thereof' [patent_app_type] => 1 [patent_app_number] => 9/306953 [patent_app_country] => US [patent_app_date] => 1999-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2794 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078089.pdf [firstpage_image] =>[orig_patent_app_number] => 306953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4161351 [patent_doc_number] => 06104054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Space-efficient layout method to reduce the effect of substrate capacitance in dielectrically isolated process technologies' [patent_app_type] => 1 [patent_app_number] => 9/306182 [patent_app_country] => US [patent_app_date] => 1999-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2422 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104054.pdf [firstpage_image] =>[orig_patent_app_number] => 306182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257421 [patent_doc_number] => 06208000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Semiconductor element having charge accumulating layer under gate electrode and using single electron phenomenon' [patent_app_type] => 1 [patent_app_number] => 9/304343 [patent_app_country] => US [patent_app_date] => 1999-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 5861 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/208/06208000.pdf [firstpage_image] =>[orig_patent_app_number] => 304343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4254964 [patent_doc_number] => 06222261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Barrier layers for thin film electronic materials' [patent_app_type] => 1 [patent_app_number] => 9/303637 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3704 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222261.pdf [firstpage_image] =>[orig_patent_app_number] => 303637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7026642 [patent_doc_number] => 20010013628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-16 [patent_title] => 'ASYMMETRIC MOSFET DEVICES' [patent_app_type] => new [patent_app_number] => 09/304601 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3721 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20010013628.pdf [firstpage_image] =>[orig_patent_app_number] => 09304601 [rel_patent_id] =>[rel_patent_doc_number] =>)