Edna Wong
Examiner (ID: 7865, Phone: (571)272-1349 , Office: P/1759 )
Most Active Art Unit | 1795 |
Art Unit(s) | 1795, 1751, 1753, 1759, 1102, 1741, 1111 |
Total Applications | 2585 |
Issued Applications | 1631 |
Pending Applications | 215 |
Abandoned Applications | 738 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16278823
[patent_doc_number] => 10761854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Preventing hazard flushes in an instruction sequencing unit of a multi-slice processor
[patent_app_type] => utility
[patent_app_number] => 15/132835
[patent_app_country] => US
[patent_app_date] => 2016-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7820
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15132835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/132835 | Preventing hazard flushes in an instruction sequencing unit of a multi-slice processor | Apr 18, 2016 | Issued |
Array
(
[id] => 11035085
[patent_doc_number] => 20160232041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'Last Branch Record Indicators For Transactional Memory'
[patent_app_type] => utility
[patent_app_number] => 15/131099
[patent_app_country] => US
[patent_app_date] => 2016-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5461
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15131099
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/131099 | Last branch record indicators for transactional memory | Apr 17, 2016 | Issued |
Array
(
[id] => 15106293
[patent_doc_number] => 10474471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Methods and systems for performing a replay execution
[patent_app_type] => utility
[patent_app_number] => 15/131425
[patent_app_country] => US
[patent_app_date] => 2016-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 9065
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15131425
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/131425 | Methods and systems for performing a replay execution | Apr 17, 2016 | Issued |
Array
(
[id] => 11989680
[patent_doc_number] => 20170293835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-12
[patent_title] => 'DATA-DRIVEN SIMULATION METHOD OF MULTIPHASE CHOKE PERFORMANCE'
[patent_app_type] => utility
[patent_app_number] => 15/091779
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8836
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091779
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091779 | DATA-DRIVEN SIMULATION METHOD OF MULTIPHASE CHOKE PERFORMANCE | Apr 5, 2016 | Abandoned |
Array
(
[id] => 16417057
[patent_doc_number] => 10824955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Adaptive window size segmentation for activity recognition
[patent_app_type] => utility
[patent_app_number] => 15/091589
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091589
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091589 | Adaptive window size segmentation for activity recognition | Apr 5, 2016 | Issued |
Array
(
[id] => 11502060
[patent_doc_number] => 20170076245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'AUTOMATIC PROFILE GENERATOR AND SCORER'
[patent_app_type] => utility
[patent_app_number] => 15/091882
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091882
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091882 | Automatic subject matter expert profile generator and scorer | Apr 5, 2016 | Issued |
Array
(
[id] => 11982700
[patent_doc_number] => 20170286854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'AUTOMATIC REVISION OF A PREDICTIVE DAMAGE MODEL'
[patent_app_type] => utility
[patent_app_number] => 15/085491
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1885
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15085491
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/085491 | AUTOMATIC REVISION OF A PREDICTIVE DAMAGE MODEL | Mar 29, 2016 | Abandoned |
Array
(
[id] => 14982359
[patent_doc_number] => 10445091
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-15
[patent_title] => Ordering instructions in a processing core instruction buffer
[patent_app_type] => utility
[patent_app_number] => 15/085243
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15085243
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/085243 | Ordering instructions in a processing core instruction buffer | Mar 29, 2016 | Issued |
Array
(
[id] => 11013191
[patent_doc_number] => 20160210144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-21
[patent_title] => 'CONVERT FROM ZONED FORMAT TO DECIMAL FLOATING POINT FORMAT'
[patent_app_type] => utility
[patent_app_number] => 15/083374
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 18014
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15083374
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/083374 | Convert from zoned format to decimal floating point format | Mar 28, 2016 | Issued |
Array
(
[id] => 11013198
[patent_doc_number] => 20160210151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-21
[patent_title] => 'CONVERT FROM ZONED FORMAT TO DECIMAL FLOATING POINT FORMAT'
[patent_app_type] => utility
[patent_app_number] => 15/082775
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 18040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082775
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082775 | Convert from zoned format to decimal floating point format | Mar 27, 2016 | Issued |
Array
(
[id] => 11272541
[patent_doc_number] => 20160335088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'AVAILABLE REGISTER CONTROL FOR REGISTER RENAMING'
[patent_app_type] => utility
[patent_app_number] => 15/082601
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10132
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082601
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082601 | Available register control for register renaming | Mar 27, 2016 | Issued |
Array
(
[id] => 16910754
[patent_doc_number] => 11042798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Regularized iterative collaborative feature learning from web and user behavior data
[patent_app_type] => utility
[patent_app_number] => 15/082877
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 12991
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082877
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082877 | Regularized iterative collaborative feature learning from web and user behavior data | Mar 27, 2016 | Issued |
Array
(
[id] => 11973387
[patent_doc_number] => 20170277541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'MECHANISM FOR USING A RESERVATION STATION AS A SCRATCH REGISTER'
[patent_app_type] => utility
[patent_app_number] => 15/082264
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7435
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082264 | Mechanism for using a reservation station as a scratch register | Mar 27, 2016 | Issued |
Array
(
[id] => 10999196
[patent_doc_number] => 20160196143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'RESOURCE SERIALIZATION IN A TRANSACTIONAL EXECUTION FACILITY'
[patent_app_type] => utility
[patent_app_number] => 15/082004
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4814
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082004
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082004 | RESOURCE SERIALIZATION IN A TRANSACTIONAL EXECUTION FACILITY | Mar 27, 2016 | Abandoned |
Array
(
[id] => 11086472
[patent_doc_number] => 20160283439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'SIMD PROCESSING MODULE HAVING MULTIPLE VECTOR PROCESSING UNITS'
[patent_app_type] => utility
[patent_app_number] => 15/081007
[patent_app_country] => US
[patent_app_date] => 2016-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8709
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15081007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/081007 | SIMD PROCESSING MODULE HAVING MULTIPLE VECTOR PROCESSING UNITS | Mar 24, 2016 | Abandoned |
Array
(
[id] => 11973381
[patent_doc_number] => 20170277535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'TECHNIQUES FOR RESTORING PREVIOUS VALUES TO REGISTERS OF A PROCESSOR REGISTER FILE'
[patent_app_type] => utility
[patent_app_number] => 15/079151
[patent_app_country] => US
[patent_app_date] => 2016-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7305
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15079151
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/079151 | TECHNIQUES FOR RESTORING PREVIOUS VALUES TO REGISTERS OF A PROCESSOR REGISTER FILE | Mar 23, 2016 | Abandoned |
Array
(
[id] => 14009319
[patent_doc_number] => 10223118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Providing references to previously decoded instructions of recently-provided instructions to be executed by a processor
[patent_app_type] => utility
[patent_app_number] => 15/079875
[patent_app_country] => US
[patent_app_date] => 2016-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 24
[patent_no_of_words] => 11500
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15079875
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/079875 | Providing references to previously decoded instructions of recently-provided instructions to be executed by a processor | Mar 23, 2016 | Issued |
Array
(
[id] => 11973383
[patent_doc_number] => 20170277537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'PROCESSING MIXED-SCALAR-VECTOR INSTRUCTIONS'
[patent_app_type] => utility
[patent_app_number] => 15/078149
[patent_app_country] => US
[patent_app_date] => 2016-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16926
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15078149
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/078149 | Relaxed execution of overlapping mixed-scalar-vector instructions | Mar 22, 2016 | Issued |
Array
(
[id] => 11606495
[patent_doc_number] => 20170123798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'HARDWARE-BASED RUN-TIME MITIGATION OF BLOCKS HAVING MULTIPLE CONDITIONAL BRANCHES'
[patent_app_type] => utility
[patent_app_number] => 15/077940
[patent_app_country] => US
[patent_app_date] => 2016-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10704
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15077940
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/077940 | HARDWARE-BASED RUN-TIME MITIGATION OF BLOCKS HAVING MULTIPLE CONDITIONAL BRANCHES | Mar 22, 2016 | Abandoned |
Array
(
[id] => 11630136
[patent_doc_number] => 20170140325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'METHODS AND APPARATUSES FOR QUANTUM ANNEALING TUNING'
[patent_app_type] => utility
[patent_app_number] => 15/066437
[patent_app_country] => US
[patent_app_date] => 2016-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 22163
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15066437
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/066437 | METHODS AND APPARATUSES FOR QUANTUM ANNEALING TUNING | Mar 9, 2016 | Abandoned |