
Eduardo A. Rodela
Examiner (ID: 88)
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2826, 2893 |
| Total Applications | 1380 |
| Issued Applications | 1130 |
| Pending Applications | 83 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15185203
[patent_doc_number] => 20190363193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => THIN FILM TRANSISTORS WITH A CRYSTALLINE OXIDE SEMICONDUCTOR SOURCE/DRAIN
[patent_app_type] => utility
[patent_app_number] => 16/461701
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16461701
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/461701 | Thin film transistors with a crystalline oxide semiconductor source/drain | Dec 27, 2016 | Issued |
Array
(
[id] => 16566872
[patent_doc_number] => 10892248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Multi-stacked die package with flexible interconnect
[patent_app_type] => utility
[patent_app_number] => 16/349951
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7695
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16349951
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/349951 | Multi-stacked die package with flexible interconnect | Dec 19, 2016 | Issued |
Array
(
[id] => 11557638
[patent_doc_number] => 20170103884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'Deposited Material and Method of Formation'
[patent_app_type] => utility
[patent_app_number] => 15/382918
[patent_app_country] => US
[patent_app_date] => 2016-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9839
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15382918
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/382918 | Deposited material and method of formation | Dec 18, 2016 | Issued |
Array
(
[id] => 14843119
[patent_doc_number] => 20190279960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => INTEGRATED CIRCUIT PACKAGES WITH PLATES
[patent_app_type] => utility
[patent_app_number] => 16/349959
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16349959
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/349959 | INTEGRATED CIRCUIT PACKAGES WITH PLATES | Dec 13, 2016 | Abandoned |
Array
(
[id] => 12314988
[patent_doc_number] => 09941382
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Metal-semiconductor-metal (MSM) heterojunction diode
[patent_app_type] => utility
[patent_app_number] => 15/379422
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 4413
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379422
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379422 | Metal-semiconductor-metal (MSM) heterojunction diode | Dec 13, 2016 | Issued |
Array
(
[id] => 13559157
[patent_doc_number] => 20180331126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY APPARATUS HAVING THE SAME, AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/578534
[patent_app_country] => US
[patent_app_date] => 2016-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15578534
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/578534 | Array substrate, display panel and display apparatus having the same, and fabricating method thereof | Nov 1, 2016 | Issued |
Array
(
[id] => 11502828
[patent_doc_number] => 20170077013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/341332
[patent_app_country] => US
[patent_app_date] => 2016-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5109
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15341332
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/341332 | Semiconductor device | Nov 1, 2016 | Issued |
Array
(
[id] => 11861937
[patent_doc_number] => 09741626
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-22
[patent_title] => 'Vertical transistor with uniform bottom spacer formed by selective oxidation'
[patent_app_type] => utility
[patent_app_number] => 15/298966
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3949
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298966
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298966 | Vertical transistor with uniform bottom spacer formed by selective oxidation | Oct 19, 2016 | Issued |
Array
(
[id] => 11439205
[patent_doc_number] => 20170040226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/299216
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10363
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15299216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/299216 | Semiconductor device and manufacturing method of the same | Oct 19, 2016 | Issued |
Array
(
[id] => 11424948
[patent_doc_number] => 20170033094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'Apparatus and Package Structure of Optical Chip'
[patent_app_type] => utility
[patent_app_number] => 15/294371
[patent_app_country] => US
[patent_app_date] => 2016-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4572
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15294371
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/294371 | Apparatus and package structure of optical chip | Oct 13, 2016 | Issued |
Array
(
[id] => 12005659
[patent_doc_number] => 20170309815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'ELECTRONIC DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/293079
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15091
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15293079
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/293079 | Electronic device and method for fabricating the same | Oct 12, 2016 | Issued |
Array
(
[id] => 11386076
[patent_doc_number] => 20170012132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING A NECKED SEMICONDUCTOR BODY AND METHOD OF FORMING SEMICONDUCTOR BODIES OF VARYING WIDTH'
[patent_app_type] => utility
[patent_app_number] => 15/275072
[patent_app_country] => US
[patent_app_date] => 2016-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7145
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15275072
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/275072 | Semiconductor device having a necked semiconductor body and method of forming semiconductor bodies of varying width | Sep 22, 2016 | Issued |
Array
(
[id] => 12256937
[patent_doc_number] => 09929086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/270497
[patent_app_country] => US
[patent_app_date] => 2016-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 31
[patent_no_of_words] => 6815
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15270497
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/270497 | Semiconductor device | Sep 19, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |
Array
(
[id] => 14628143
[patent_doc_number] => 20190227439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => BUFFER LAYER TO PREVENT ETCHING BY PHOTORESIST DEVELOPER
[patent_app_type] => utility
[patent_app_number] => 16/332998
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16332998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/332998 | Buffer layer to prevent etching by photoresist developer | Sep 12, 2016 | Issued |