
Edward Chin
Examiner (ID: 7240, Phone: (571)270-1827 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813, 2893, 2821 |
| Total Applications | 853 |
| Issued Applications | 681 |
| Pending Applications | 101 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17645483
[patent_doc_number] => 20220173222
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/676380
[patent_app_country] => US
[patent_app_date] => 2022-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17676380
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/676380 | Semiconductor device and method of manufacture | Feb 20, 2022 | Issued |
Array
(
[id] => 18376400
[patent_doc_number] => 20230151484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => SACVD SYSTEM AND METHOD FOR REDUCING OBSTRUCTIONS THEREIN
[patent_app_type] => utility
[patent_app_number] => 17/674160
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17674160
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/674160 | SACVD system and method for reducing obstructions therein | Feb 16, 2022 | Issued |
Array
(
[id] => 18514772
[patent_doc_number] => 20230231035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/673819
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17673819
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/673819 | Manufacturing method of semiconductor device | Feb 16, 2022 | Issued |
Array
(
[id] => 17811198
[patent_doc_number] => 20220263033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => ETCHING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/672977
[patent_app_country] => US
[patent_app_date] => 2022-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17672977
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/672977 | ETCHING PROCESS | Feb 15, 2022 | Abandoned |
Array
(
[id] => 17833569
[patent_doc_number] => 20220270873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => METHOD FOR PROCESSING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/650511
[patent_app_country] => US
[patent_app_date] => 2022-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17650511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/650511 | METHOD FOR PROCESSING SEMICONDUCTOR DEVICE | Feb 8, 2022 | Abandoned |
Array
(
[id] => 18671872
[patent_doc_number] => 11778805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Semiconductor memory devices and methods of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/592555
[patent_app_country] => US
[patent_app_date] => 2022-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 12564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17592555
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/592555 | Semiconductor memory devices and methods of fabricating the same | Feb 3, 2022 | Issued |
Array
(
[id] => 19414725
[patent_doc_number] => 12080561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Method of processing substrate
[patent_app_type] => utility
[patent_app_number] => 17/584567
[patent_app_country] => US
[patent_app_date] => 2022-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6096
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17584567
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/584567 | Method of processing substrate | Jan 25, 2022 | Issued |
Array
(
[id] => 17764919
[patent_doc_number] => 20220238532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => CAPACITORS WITH ELECTRODES HAVING A PORTION OF MATERIAL REMOVED, AND RELATED SEMICONDUCTOR DEVICES, SYSTEMS, AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/647902
[patent_app_country] => US
[patent_app_date] => 2022-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17647902
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/647902 | Capacitors with electrodes having a portion of material removed, and related semiconductor devices, systems, and methods | Jan 12, 2022 | Issued |
Array
(
[id] => 17566801
[patent_doc_number] => 20220130950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING SUPPORT PATTERN AND METHODS OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/568780
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568780
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568780 | SEMICONDUCTOR DEVICES INCLUDING SUPPORT PATTERN AND METHODS OF FABRICATING THE SAME | Jan 4, 2022 | Abandoned |
Array
(
[id] => 19627240
[patent_doc_number] => 12166091
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => LDMOS transistor and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/568856
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3910
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568856
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568856 | LDMOS transistor and method for manufacturing the same | Jan 4, 2022 | Issued |
Array
(
[id] => 18240402
[patent_doc_number] => 20230072713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => INLINE WAFER DEFECT DETECTION SYSTEM AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/565896
[patent_app_country] => US
[patent_app_date] => 2021-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11750
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17565896
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/565896 | Inline wafer defect detection system and method | Dec 29, 2021 | Issued |
Array
(
[id] => 19900321
[patent_doc_number] => 12278261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-15
[patent_title] => Capacitor, electronic device including the same, and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/564699
[patent_app_country] => US
[patent_app_date] => 2021-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10399
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17564699
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/564699 | Capacitor, electronic device including the same, and method of manufacturing the same | Dec 28, 2021 | Issued |
Array
(
[id] => 20920732
[patent_doc_number] => 12715779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-25
[patent_title] => Preparation method of quantum dot light emitting diode
[patent_app_type] => utility
[patent_app_number] => 18/270715
[patent_app_country] => US
[patent_app_date] => 2021-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1299
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18270715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/270715 | PREPARATION METHOD OF QUANTUM DOT LIGHT EMITTING DIODE | Dec 26, 2021 | Pending |
Array
(
[id] => 18969373
[patent_doc_number] => 11903185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Vertical memory device
[patent_app_type] => utility
[patent_app_number] => 17/560050
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 11226
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17560050
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/560050 | Vertical memory device | Dec 21, 2021 | Issued |
Array
(
[id] => 17536771
[patent_doc_number] => 20220115380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => SEMICONDUCTOR MEMORY DEVICES AND METHODS OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/558687
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558687
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558687 | Semiconductor memory devices and methods of fabricating the same | Dec 21, 2021 | Issued |
Array
(
[id] => 19522448
[patent_doc_number] => 12124168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Method and apparatus for coating photoresist over a substrate
[patent_app_type] => utility
[patent_app_number] => 17/557146
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 7869
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17557146
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/557146 | Method and apparatus for coating photoresist over a substrate | Dec 20, 2021 | Issued |
Array
(
[id] => 19495751
[patent_doc_number] => 12114490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/558323
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 5543
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558323
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558323 | Semiconductor device and method of forming the same | Dec 20, 2021 | Issued |
Array
(
[id] => 20146780
[patent_doc_number] => 12381127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor chip device integrating thermal pipes in three-dimensional packaging
[patent_app_type] => utility
[patent_app_number] => 17/554968
[patent_app_country] => US
[patent_app_date] => 2021-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4619
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17554968
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/554968 | Semiconductor chip device integrating thermal pipes in three-dimensional packaging | Dec 16, 2021 | Issued |
Array
(
[id] => 18442206
[patent_doc_number] => 20230189502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH
[patent_app_type] => utility
[patent_app_number] => 17/549494
[patent_app_country] => US
[patent_app_date] => 2021-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2039
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17549494
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/549494 | Semiconductor device having word line embedded in gate trench | Dec 12, 2021 | Issued |
Array
(
[id] => 18969375
[patent_doc_number] => 11903187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/547306
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10403
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17547306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/547306 | Semiconductor devices | Dec 9, 2021 | Issued |