
Edward Chin
Examiner (ID: 13936, Phone: (571)270-1827 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2893, 2813, 2821 |
| Total Applications | 818 |
| Issued Applications | 664 |
| Pending Applications | 84 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18068260
[patent_doc_number] => 20220399348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => MEMORY CELL, MEMORY ARRAY AND METHOD FOR DEFINING ACTIVE AREA OF MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 17/347924
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17347924
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/347924 | Memory cell, memory array and method for defining active area of memory cell | Jun 14, 2021 | Issued |
Array
(
[id] => 17145326
[patent_doc_number] => 20210313339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING FERROELECTRIC MATERIALS
[patent_app_type] => utility
[patent_app_number] => 17/347412
[patent_app_country] => US
[patent_app_date] => 2021-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17347412
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/347412 | Semiconductor devices including ferroelectric materials | Jun 13, 2021 | Issued |
Array
(
[id] => 18690004
[patent_doc_number] => 11785765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-10
[patent_title] => Semiconductor memory device with guard pillar and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/340073
[patent_app_country] => US
[patent_app_date] => 2021-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 33
[patent_no_of_words] => 3756
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17340073
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/340073 | Semiconductor memory device with guard pillar and manufacturing method thereof | Jun 5, 2021 | Issued |
Array
(
[id] => 18840297
[patent_doc_number] => 11848380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Semiconductor component and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/329393
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 32
[patent_no_of_words] => 8455
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17329393
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/329393 | Semiconductor component and manufacturing method thereof | May 24, 2021 | Issued |
Array
(
[id] => 17660864
[patent_doc_number] => 20220181329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING INSULATING PATTERNS AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/328228
[patent_app_country] => US
[patent_app_date] => 2021-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10431
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17328228
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/328228 | Semiconductor device including insulating patterns and method for forming the same | May 23, 2021 | Issued |
Array
(
[id] => 17100372
[patent_doc_number] => 20210288163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => Polysilicon Design for Replacement Gate Technology
[patent_app_type] => utility
[patent_app_number] => 17/328394
[patent_app_country] => US
[patent_app_date] => 2021-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17328394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/328394 | Polysilicon design for replacement gate technology | May 23, 2021 | Issued |
Array
(
[id] => 19523943
[patent_doc_number] => 12125683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Method to improve wafer edge uniformity
[patent_app_type] => utility
[patent_app_number] => 17/324435
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7725
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324435
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324435 | Method to improve wafer edge uniformity | May 18, 2021 | Issued |
Array
(
[id] => 17315016
[patent_doc_number] => 20210404064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Showerhead for Process Tool
[patent_app_type] => utility
[patent_app_number] => 17/316316
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316316
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316316 | Showerhead for process tool | May 9, 2021 | Issued |
Array
(
[id] => 17055884
[patent_doc_number] => 20210265318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => SEMICONDUCTOR PACKAGE AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 17/316367
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316367 | Semiconductor package and related methods | May 9, 2021 | Issued |
Array
(
[id] => 17917737
[patent_doc_number] => 20220320133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => METHOD FOR FORMING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/307911
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307911
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307911 | METHOD FOR FORMING SEMICONDUCTOR STRUCTURE | May 3, 2021 | Abandoned |
Array
(
[id] => 17536770
[patent_doc_number] => 20220115379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/245912
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17245912
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/245912 | Method of manufacturing semiconductor device | Apr 29, 2021 | Issued |
Array
(
[id] => 18482665
[patent_doc_number] => 11696434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/241860
[patent_app_country] => US
[patent_app_date] => 2021-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 65
[patent_figures_cnt] => 65
[patent_no_of_words] => 14314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17241860
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/241860 | Semiconductor memory device | Apr 26, 2021 | Issued |
Array
(
[id] => 17008118
[patent_doc_number] => 20210239279
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => LED LAMP
[patent_app_type] => utility
[patent_app_number] => 17/235784
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235784 | LED lamp | Apr 19, 2021 | Issued |
Array
(
[id] => 18507597
[patent_doc_number] => 11705425
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Thermocompression bond tips and related apparatus and methods
[patent_app_type] => utility
[patent_app_number] => 17/301843
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4867
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17301843
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/301843 | Thermocompression bond tips and related apparatus and methods | Apr 14, 2021 | Issued |
Array
(
[id] => 17716692
[patent_doc_number] => 11380691
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-07-05
[patent_title] => CMOS over array of 3-D DRAM device
[patent_app_type] => utility
[patent_app_number] => 17/230591
[patent_app_country] => US
[patent_app_date] => 2021-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17230591
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/230591 | CMOS over array of 3-D DRAM device | Apr 13, 2021 | Issued |
Array
(
[id] => 18048109
[patent_doc_number] => 11522067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => High electron mobility transistor (HEMT) device and method of forming same
[patent_app_type] => utility
[patent_app_number] => 17/225482
[patent_app_country] => US
[patent_app_date] => 2021-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 7179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225482
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225482 | High electron mobility transistor (HEMT) device and method of forming same | Apr 7, 2021 | Issued |
Array
(
[id] => 16981601
[patent_doc_number] => 20210225838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => Semiconductor Structures and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/224220
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224220
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224220 | Semiconductor structures and methods of forming the same | Apr 6, 2021 | Issued |
Array
(
[id] => 16995584
[patent_doc_number] => 20210234004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/214589
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23605
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214589 | Integrated circuit device and manufacturing method thereof | Mar 25, 2021 | Issued |
Array
(
[id] => 19262561
[patent_doc_number] => 12022646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/212693
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 5789
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17212693
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/212693 | Semiconductor device and method for fabricating the same | Mar 24, 2021 | Issued |
Array
(
[id] => 16995650
[patent_doc_number] => 20210234070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => GROWTH OF CUBIC CRYSTALLINE PHASE STRUCTURE ON SILICON SUBSTRATES AND DEVICES COMPRISING THE CUBIC CRYSTALLINE PHASE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/208905
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17208905
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/208905 | Growth of cubic crystalline phase structure on silicon substrates and devices comprising the cubic crystalline phase structure | Mar 21, 2021 | Issued |