
Edward Chin
Examiner (ID: 17638)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2893, 2821, 2813 |
| Total Applications | 838 |
| Issued Applications | 672 |
| Pending Applications | 94 |
| Abandoned Applications | 93 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16308963
[patent_doc_number] => 10777775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Flexible display device and method for making same
[patent_app_type] => utility
[patent_app_number] => 15/657308
[patent_app_country] => US
[patent_app_date] => 2017-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2164
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657308
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/657308 | Flexible display device and method for making same | Jul 23, 2017 | Issued |
Array
(
[id] => 12023482
[patent_doc_number] => 20170313581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'METHOD OF FORMING MICRO ELECTROMECHANICAL SYSTEM SENSOR'
[patent_app_type] => utility
[patent_app_number] => 15/643536
[patent_app_country] => US
[patent_app_date] => 2017-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7027
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15643536
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/643536 | Method of forming micro electromechanical system sensor | Jul 6, 2017 | Issued |
Array
(
[id] => 11997629
[patent_doc_number] => 20170301784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-19
[patent_title] => 'Semiconductor Device Having Field-Effect Structures with Different Gate Materials'
[patent_app_type] => utility
[patent_app_number] => 15/633974
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8809
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15633974
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/633974 | Semiconductor device having field-effect structures with different gate materials | Jun 26, 2017 | Issued |
Array
(
[id] => 13724023
[patent_doc_number] => 20170372967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => Process for fabricating a transistor structure including a plugging step
[patent_app_type] => utility
[patent_app_number] => 15/625852
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625852
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625852 | Process for fabricating a transistor structure including a plugging step | Jun 15, 2017 | Issued |
Array
(
[id] => 13629641
[patent_doc_number] => 20180366373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => SOURCE AND DRAIN EPITAXY RE-SHAPING
[patent_app_type] => utility
[patent_app_number] => 15/625501
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625501
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625501 | Source and drain epitaxy re-shaping | Jun 15, 2017 | Issued |
Array
(
[id] => 16865842
[patent_doc_number] => 11024595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Thermocompression bond tips and related apparatus and methods
[patent_app_type] => utility
[patent_app_number] => 15/625676
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4824
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625676
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625676 | Thermocompression bond tips and related apparatus and methods | Jun 15, 2017 | Issued |
Array
(
[id] => 13623163
[patent_doc_number] => 20180363133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => Method and Apparatus for Void Free SiN Gapfill
[patent_app_type] => utility
[patent_app_number] => 15/625797
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6521
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625797
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625797 | Method and Apparatus for Void Free SiN Gapfill | Jun 15, 2017 | Abandoned |
Array
(
[id] => 12188854
[patent_doc_number] => 20180047790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/615559
[patent_app_country] => US
[patent_app_date] => 2017-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15615559
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/615559 | Display device | Jun 5, 2017 | Issued |
Array
(
[id] => 16386452
[patent_doc_number] => 10811297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Wafer expander
[patent_app_type] => utility
[patent_app_number] => 15/613156
[patent_app_country] => US
[patent_app_date] => 2017-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6759
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15613156
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/613156 | Wafer expander | Jun 2, 2017 | Issued |
Array
(
[id] => 12062052
[patent_doc_number] => 20170338396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'TERAHERTZ TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/600036
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6141
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15600036
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/600036 | Terahertz transistor | May 18, 2017 | Issued |
Array
(
[id] => 12990613
[patent_doc_number] => 20170345950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => SCHOTTKY BARRIER DIODE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/600151
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15600151
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/600151 | Schottky barrier diode and electronic apparatus | May 18, 2017 | Issued |
Array
(
[id] => 15703605
[patent_doc_number] => 10607990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Fabrication of field effect transistors with different threshold voltages through modified channel interfaces
[patent_app_type] => utility
[patent_app_number] => 15/590627
[patent_app_country] => US
[patent_app_date] => 2017-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 6669
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590627
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/590627 | Fabrication of field effect transistors with different threshold voltages through modified channel interfaces | May 8, 2017 | Issued |
Array
(
[id] => 14644351
[patent_doc_number] => 10366924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Chip carriers and semiconductor devices including redistribution structures with improved thermal and electrical performance
[patent_app_type] => utility
[patent_app_number] => 15/590520
[patent_app_country] => US
[patent_app_date] => 2017-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 8340
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590520
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/590520 | Chip carriers and semiconductor devices including redistribution structures with improved thermal and electrical performance | May 8, 2017 | Issued |
Array
(
[id] => 15109151
[patent_doc_number] => 10475907
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Vertical tunnel field effect transistor (FET)
[patent_app_type] => utility
[patent_app_number] => 15/589046
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 7634
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589046 | Vertical tunnel field effect transistor (FET) | May 7, 2017 | Issued |
Array
(
[id] => 14351231
[patent_doc_number] => 20190157588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => HIGH REFRACTIVE INDEX (HRI) SUBSTRATE AND METHOD FOR FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/096208
[patent_app_country] => US
[patent_app_date] => 2017-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7657
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16096208
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/096208 | HIGH REFRACTIVE INDEX (HRI) SUBSTRATE AND METHOD FOR FABRICATION THEREOF | Apr 27, 2017 | Abandoned |
Array
(
[id] => 11854857
[patent_doc_number] => 20170229349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'Self-Aligned Nanowire Formation Using Double Patterning'
[patent_app_type] => utility
[patent_app_number] => 15/495150
[patent_app_country] => US
[patent_app_date] => 2017-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15495150
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/495150 | Self-aligned nanowire formation using double patterning | Apr 23, 2017 | Issued |
Array
(
[id] => 11842120
[patent_doc_number] => 20170223841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'CARRIER SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 15/488519
[patent_app_country] => US
[patent_app_date] => 2017-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 9152
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15488519
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/488519 | Carrier substrate | Apr 16, 2017 | Issued |
Array
(
[id] => 14318711
[patent_doc_number] => 20190149059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => PHASE MODULE FOR A POWER CONVERTER
[patent_app_type] => utility
[patent_app_number] => 16/300402
[patent_app_country] => US
[patent_app_date] => 2017-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5823
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16300402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/300402 | Phase module for a power converter | Mar 23, 2017 | Issued |
Array
(
[id] => 13271137
[patent_doc_number] => 10147655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => System and method for temperature control in plasma processing system
[patent_app_type] => utility
[patent_app_number] => 15/466520
[patent_app_country] => US
[patent_app_date] => 2017-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 7950
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15466520
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/466520 | System and method for temperature control in plasma processing system | Mar 21, 2017 | Issued |
Array
(
[id] => 11983565
[patent_doc_number] => 20170287720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'Methods to Prevent Whisker Growth in Metal Coatings'
[patent_app_type] => utility
[patent_app_number] => 15/466608
[patent_app_country] => US
[patent_app_date] => 2017-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2362
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15466608
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/466608 | Methods to Prevent Whisker Growth in Metal Coatings | Mar 21, 2017 | Abandoned |