
Edward J. Cain
Examiner (ID: 151, Phone: (571)272-1118 , Office: P/1762 )
| Most Active Art Unit | 1714 |
| Art Unit(s) | 1796, 1714, 1762, 1511, 1509, 0 |
| Total Applications | 3559 |
| Issued Applications | 2955 |
| Pending Applications | 148 |
| Abandoned Applications | 460 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17366050
[patent_doc_number] => 11233081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Wave guide filter for semiconductor imaging devices
[patent_app_type] => utility
[patent_app_number] => 16/416583
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 10498
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16416583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/416583 | Wave guide filter for semiconductor imaging devices | May 19, 2019 | Issued |
Array
(
[id] => 17439112
[patent_doc_number] => 11264453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Methods of doping fin structures of non-planar transistor devices
[patent_app_type] => utility
[patent_app_number] => 16/412305
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 4979
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412305 | Methods of doping fin structures of non-planar transistor devices | May 13, 2019 | Issued |
Array
(
[id] => 14784775
[patent_doc_number] => 20190267285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => BACKSIDE CONTACT TO A FINAL SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/405562
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4689
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405562
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405562 | Backside contact to a final substrate | May 6, 2019 | Issued |
Array
(
[id] => 16881289
[patent_doc_number] => 11031446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/393823
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 14893
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393823 | Display device | Apr 23, 2019 | Issued |
Array
(
[id] => 15656827
[patent_doc_number] => 20200090944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/375092
[patent_app_country] => US
[patent_app_date] => 2019-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16375092
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/375092 | SEMICONDUCTOR DEVICES | Apr 3, 2019 | Abandoned |
Array
(
[id] => 16348118
[patent_doc_number] => 20200312769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => INTERPOSER WITH STEP FEATURE
[patent_app_type] => utility
[patent_app_number] => 16/365811
[patent_app_country] => US
[patent_app_date] => 2019-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16365811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/365811 | Interposer with step feature | Mar 26, 2019 | Issued |
Array
(
[id] => 17493700
[patent_doc_number] => 11283018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => RRAM-based crossbar array circuits with increased temperature stability for analog computing
[patent_app_type] => utility
[patent_app_number] => 16/367184
[patent_app_country] => US
[patent_app_date] => 2019-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2869
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16367184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/367184 | RRAM-based crossbar array circuits with increased temperature stability for analog computing | Mar 26, 2019 | Issued |
Array
(
[id] => 14904569
[patent_doc_number] => 20190296050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => ACTIVE MATRIX SUBSTRATE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/357362
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11867
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357362 | ACTIVE MATRIX SUBSTRATE AND METHOD FOR MANUFACTURING SAME | Mar 18, 2019 | Abandoned |
Array
(
[id] => 16746618
[patent_doc_number] => 10971623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/357567
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3852
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 504
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357567
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357567 | Semiconductor device and method for manufacturing the same | Mar 18, 2019 | Issued |
Array
(
[id] => 15462237
[patent_doc_number] => 20200043943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => VERTICAL MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/354448
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354448 | Vertical memory devices and methods of manufacturing the same | Mar 14, 2019 | Issued |
Array
(
[id] => 14904775
[patent_doc_number] => 20190296153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => THIN FILM TRANSISTOR ARRAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/354396
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354396 | Thin film transistor array panel | Mar 14, 2019 | Issued |
Array
(
[id] => 17239498
[patent_doc_number] => 11183389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Fin field effect transistor devices with self-aligned gates
[patent_app_type] => utility
[patent_app_number] => 16/353641
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 7212
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353641
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353641 | Fin field effect transistor devices with self-aligned gates | Mar 13, 2019 | Issued |
Array
(
[id] => 14875763
[patent_doc_number] => 20190288123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => SURFACE MESFET
[patent_app_type] => utility
[patent_app_number] => 16/353548
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7800
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353548
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353548 | Surface MESFET | Mar 13, 2019 | Issued |
Array
(
[id] => 15123327
[patent_doc_number] => 20190348297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => CONNECTING STRUCTURE OF A CONDUCTIVE LAYER
[patent_app_type] => utility
[patent_app_number] => 16/296646
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16296646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/296646 | Connecting structure of a conductive layer | Mar 7, 2019 | Issued |
Array
(
[id] => 17166101
[patent_doc_number] => 11152213
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Transistor device with ultra low-k self aligned contact cap and ultra low-k spacer
[patent_app_type] => utility
[patent_app_number] => 16/289893
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 7482
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16289893
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/289893 | Transistor device with ultra low-k self aligned contact cap and ultra low-k spacer | Feb 28, 2019 | Issued |
Array
(
[id] => 17122289
[patent_doc_number] => 11133434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Image display device
[patent_app_type] => utility
[patent_app_number] => 16/289942
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 55
[patent_no_of_words] => 15242
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16289942
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/289942 | Image display device | Feb 28, 2019 | Issued |
Array
(
[id] => 14509755
[patent_doc_number] => 20190198532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => DISPLAY PANEL AND METHOD FOR MANUFACTURING THIN FILM TRANSISTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/289662
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16289662
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/289662 | Display panel and method for manufacturing thin film transistor substrate | Feb 28, 2019 | Issued |
Array
(
[id] => 17530104
[patent_doc_number] => 11302805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Semiconductor device and manufacturing method to manufacture semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/283837
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 17187
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283837
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283837 | Semiconductor device and manufacturing method to manufacture semiconductor device | Feb 24, 2019 | Issued |
Array
(
[id] => 16521617
[patent_doc_number] => 10872842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/283852
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 11996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283852
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283852 | Semiconductor device and manufacturing method thereof | Feb 24, 2019 | Issued |
Array
(
[id] => 16272369
[patent_doc_number] => 20200273857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => COINTEGRATION OF FET DEVICES WITH DECOUPLING CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 16/283333
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6371
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283333
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283333 | Cointegration of FET devices with decoupling capacitor | Feb 21, 2019 | Issued |