
Edward J. Dudek Jr.
Examiner (ID: 15510, Phone: (571)270-1030 , Office: P/2136 )
| Most Active Art Unit | 2136 |
| Art Unit(s) | 2132, 2186, 2136 |
| Total Applications | 1288 |
| Issued Applications | 1108 |
| Pending Applications | 84 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14886631
[patent_doc_number] => 10423355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Information processing apparatus and recording medium
[patent_app_type] => utility
[patent_app_number] => 15/684909
[patent_app_country] => US
[patent_app_date] => 2017-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3980
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15684909
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/684909 | Information processing apparatus and recording medium | Aug 22, 2017 | Issued |
Array
(
[id] => 12128203
[patent_doc_number] => 20180011789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'REDUCING IDLE RESOURCE USAGE'
[patent_app_type] => utility
[patent_app_number] => 15/667831
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5862
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667831
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667831 | REDUCING IDLE RESOURCE USAGE | Aug 2, 2017 | Abandoned |
Array
(
[id] => 15594099
[patent_doc_number] => 20200073584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => STORAGE SYSTEM AND DATA TRANSFER CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/491520
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16947
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16491520
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/491520 | Storage system and data transfer control method | Aug 2, 2017 | Issued |
Array
(
[id] => 12120979
[patent_doc_number] => 20180004564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'NON-TRANSITORY COMPUTER-READABLE STORAGE MEDIUM, LIVE MIGRATION METHOD, AND LIVE MIGRATION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/632930
[patent_app_country] => US
[patent_app_date] => 2017-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 18863
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15632930
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/632930 | NON-TRANSITORY COMPUTER-READABLE STORAGE MEDIUM, LIVE MIGRATION METHOD, AND LIVE MIGRATION APPARATUS | Jun 25, 2017 | Abandoned |
Array
(
[id] => 13737923
[patent_doc_number] => 20180373430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => DECOMMISSIONING OF SOURCE STORAGES
[patent_app_type] => utility
[patent_app_number] => 15/633149
[patent_app_country] => US
[patent_app_date] => 2017-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15633149
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/633149 | Decommissioning of source storages | Jun 25, 2017 | Issued |
Array
(
[id] => 13738343
[patent_doc_number] => 20180373641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => SYSTEMS AND METHODS FOR ACCESSING AND MANAGING A COMPUTING SYSTEM MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/633083
[patent_app_country] => US
[patent_app_date] => 2017-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15633083
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/633083 | Systems and methods for accessing and managing a computing system memory | Jun 25, 2017 | Issued |
Array
(
[id] => 11981841
[patent_doc_number] => 20170285995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'UPDATING OF PINNED STORAGE IN FLASH BASED ON CHANGES TO FLASH-TO-DISK CAPACITY RATIO'
[patent_app_type] => utility
[patent_app_number] => 15/628374
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628374
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628374 | Updating of pinned storage in flash based on changes to flash-to-disk capacity ratio | Jun 19, 2017 | Issued |
Array
(
[id] => 15313277
[patent_doc_number] => 10521343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Storage system with a controller having a persistent memory interface to local memory
[patent_app_type] => utility
[patent_app_number] => 15/628361
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 9681
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628361
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628361 | Storage system with a controller having a persistent memory interface to local memory | Jun 19, 2017 | Issued |
Array
(
[id] => 13626783
[patent_doc_number] => 20180364943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => MEMORY MANAGEMENT ARCHITECTURE AND SYSTEM THEREFOR
[patent_app_type] => utility
[patent_app_number] => 15/628529
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628529 | MEMORY MANAGEMENT ARCHITECTURE AND SYSTEM THEREFOR | Jun 19, 2017 | Abandoned |
Array
(
[id] => 13720635
[patent_doc_number] => 20170371272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => MEMORY CONTROL DEVICE, MEMORY DEVICE AND IMAGE FORMING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/628296
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15317
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628296
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628296 | Memory control device, memory device and image forming apparatus | Jun 19, 2017 | Issued |
Array
(
[id] => 13706677
[patent_doc_number] => 20170364293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => METHOD AND APPARATUS FOR DATA PROCESSING
[patent_app_type] => utility
[patent_app_number] => 15/628624
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628624
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628624 | METHOD AND APPARATUS FOR DATA PROCESSING | Jun 19, 2017 | Abandoned |
Array
(
[id] => 12140177
[patent_doc_number] => 20180018260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'INFORMATION PROCESSING DEVICE AND INFORMATION PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/627931
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5827
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15627931
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/627931 | Information processing device and information processing method | Jun 19, 2017 | Issued |
Array
(
[id] => 12004306
[patent_doc_number] => 20170308461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'METHOD AND APPARATUS FOR MEMORY MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/627001
[patent_app_country] => US
[patent_app_date] => 2017-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5981
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15627001
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/627001 | METHOD AND APPARATUS FOR MEMORY MANAGEMENT | Jun 18, 2017 | Abandoned |
Array
(
[id] => 12053187
[patent_doc_number] => 20170329531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'DYNAMIC CACHING MODULE SELECTION FOR OPTIMIZED DATA DEDUPLICATION'
[patent_app_type] => utility
[patent_app_number] => 15/626057
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3531
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15626057
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/626057 | Dynamic caching module selection for optimized data deduplication | Jun 15, 2017 | Issued |
Array
(
[id] => 11965905
[patent_doc_number] => 20170270058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'MAINTAINING A SECURE PROCESSING ENVIRONMENT ACROSS POWER CYCLES'
[patent_app_type] => utility
[patent_app_number] => 15/612837
[patent_app_country] => US
[patent_app_date] => 2017-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15612837
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/612837 | Maintaining a secure processing environment across power cycles | Jun 1, 2017 | Issued |
Array
(
[id] => 11838796
[patent_doc_number] => 20170220516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'MEMORY DEVICE FOR A HIERARCHICAL MEMORY ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 15/489434
[patent_app_country] => US
[patent_app_date] => 2017-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4099
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15489434
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/489434 | Memory device for a hierarchical memory architecture | Apr 16, 2017 | Issued |
Array
(
[id] => 14642199
[patent_doc_number] => 10365843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Power management of memory chips based on working set size
[patent_app_type] => utility
[patent_app_number] => 15/482971
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 36
[patent_no_of_words] => 28844
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482971
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482971 | Power management of memory chips based on working set size | Apr 9, 2017 | Issued |
Array
(
[id] => 14457773
[patent_doc_number] => 10324848
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Independent and separate entity-based cache
[patent_app_type] => utility
[patent_app_number] => 15/483001
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 34
[patent_no_of_words] => 26158
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15483001
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/483001 | Independent and separate entity-based cache | Apr 9, 2017 | Issued |
Array
(
[id] => 14917547
[patent_doc_number] => 10430093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Semiconductor device, electronic component, and electronic device
[patent_app_type] => utility
[patent_app_number] => 15/482970
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 32
[patent_no_of_words] => 12175
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 500
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482970
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482970 | Semiconductor device, electronic component, and electronic device | Apr 9, 2017 | Issued |
Array
(
[id] => 13482943
[patent_doc_number] => 20180293014
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => FOLDING OPERATIONS IN MEMORY SYSTEMS WITH SINGLE ADDRESS UPDATES
[patent_app_type] => utility
[patent_app_number] => 15/483185
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15483185
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/483185 | Folding operations in memory systems with single address updates | Apr 9, 2017 | Issued |