
Edward J. Dudek Jr.
Examiner (ID: 15510, Phone: (571)270-1030 , Office: P/2136 )
| Most Active Art Unit | 2136 |
| Art Unit(s) | 2132, 2186, 2136 |
| Total Applications | 1288 |
| Issued Applications | 1108 |
| Pending Applications | 84 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13068701
[patent_doc_number] => 10055130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Storage system, information processing system and method for controlling nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 15/250011
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 66
[patent_no_of_words] => 35033
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250011
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250011 | Storage system, information processing system and method for controlling nonvolatile memory | Aug 28, 2016 | Issued |
Array
(
[id] => 12221624
[patent_doc_number] => 20180059984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'STORAGE UNIT FOR USE IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/250223
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5755
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250223
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250223 | Storage unit for use in a dispersed storage network | Aug 28, 2016 | Issued |
Array
(
[id] => 13157439
[patent_doc_number] => 10095443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Storage system, information processing system and method for controlling nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 15/250215
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 66
[patent_no_of_words] => 34710
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 413
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250215
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250215 | Storage system, information processing system and method for controlling nonvolatile memory | Aug 28, 2016 | Issued |
Array
(
[id] => 13096697
[patent_doc_number] => 10067689
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-04
[patent_title] => Method and apparatus for high bandwidth memory read and write data path training
[patent_app_type] => utility
[patent_app_number] => 15/250740
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3712
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250740
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250740 | Method and apparatus for high bandwidth memory read and write data path training | Aug 28, 2016 | Issued |
Array
(
[id] => 12221885
[patent_doc_number] => 20180060245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'HYPERVISOR TRANSLATION BYPASS BY HOST IOMMU WITH VIRTUAL MACHINE MIGRATION SUPPORT'
[patent_app_type] => utility
[patent_app_number] => 15/250335
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250335
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250335 | Hypervisor translation bypass by host IOMMU with virtual machine migration support | Aug 28, 2016 | Issued |
Array
(
[id] => 15012277
[patent_doc_number] => 10452277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Memory device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/250856
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3977
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250856 | Memory device and operating method thereof | Aug 28, 2016 | Issued |
Array
(
[id] => 13143413
[patent_doc_number] => 10089039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Memory controller, memory device having the same, and memory control method
[patent_app_type] => utility
[patent_app_number] => 15/250776
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9189
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250776
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250776 | Memory controller, memory device having the same, and memory control method | Aug 28, 2016 | Issued |
Array
(
[id] => 14735855
[patent_doc_number] => 10387327
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Systems and methods for identifying storage resources that are not in use
[patent_app_type] => utility
[patent_app_number] => 15/228893
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 31631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15228893
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/228893 | Systems and methods for identifying storage resources that are not in use | Aug 3, 2016 | Issued |
Array
(
[id] => 13933659
[patent_doc_number] => 20190050345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => STORAGE APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/076726
[patent_app_country] => US
[patent_app_date] => 2016-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15870
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16076726
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/076726 | Storage apparatus | Jul 18, 2016 | Issued |
Array
(
[id] => 11644111
[patent_doc_number] => 09665487
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-30
[patent_title] => 'Intelligent snapshot point-in-time management in object storage'
[patent_app_type] => utility
[patent_app_number] => 15/211171
[patent_app_country] => US
[patent_app_date] => 2016-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5853
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15211171
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/211171 | Intelligent snapshot point-in-time management in object storage | Jul 14, 2016 | Issued |
Array
(
[id] => 11965687
[patent_doc_number] => 20170269840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'TIERED STORAGE SYSTEM, STORAGE CONTROLLER, AND TIERING CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/206412
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 19171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206412
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206412 | Tiered storage system, storage controller, and tiering control method | Jul 10, 2016 | Issued |
Array
(
[id] => 13017133
[patent_doc_number] => 10031681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Validating virtual host bus adapter fabric zoning in a storage area network
[patent_app_type] => utility
[patent_app_number] => 15/206514
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206514
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206514 | Validating virtual host bus adapter fabric zoning in a storage area network | Jul 10, 2016 | Issued |
Array
(
[id] => 15012367
[patent_doc_number] => 10452322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Information processing device, information processing system, and computer program product
[patent_app_type] => utility
[patent_app_number] => 15/206678
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 5837
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206678
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206678 | Information processing device, information processing system, and computer program product | Jul 10, 2016 | Issued |
Array
(
[id] => 12128204
[patent_doc_number] => 20180011790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'USING DATA PATTERN TO MARK CACHE LINES AS INVALID'
[patent_app_type] => utility
[patent_app_number] => 15/206589
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 18397
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206589
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206589 | Using data pattern to mark cache lines as invalid | Jul 10, 2016 | Issued |
Array
(
[id] => 12128065
[patent_doc_number] => 20180011651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'RESTRICTED ADDRESS TRANSLATION TO PROTECT AGAINST DEVICE-TLB VULNERABILITIES'
[patent_app_type] => utility
[patent_app_number] => 15/207218
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18990
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15207218
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/207218 | Restricted address translation to protect against device-TLB vulnerabilities | Jul 10, 2016 | Issued |
Array
(
[id] => 12128046
[patent_doc_number] => 20180011632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'DATA MANAGEMENT IN MULTIPLY-WRITEABLE FLASH MEMORIES'
[patent_app_type] => utility
[patent_app_number] => 15/206277
[patent_app_country] => US
[patent_app_date] => 2016-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7459
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206277
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206277 | Data management in multiply-writeable flash memories | Jul 9, 2016 | Issued |
Array
(
[id] => 11384763
[patent_doc_number] => 20170010819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'CHECK POINTING A SHIFT REGISTER'
[patent_app_type] => utility
[patent_app_number] => 15/205445
[patent_app_country] => US
[patent_app_date] => 2016-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 18730
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15205445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/205445 | CHECK POINTING A SHIFT REGISTER | Jul 7, 2016 | Abandoned |
Array
(
[id] => 13003717
[patent_doc_number] => 10025527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Check pointing a shift register using a circular buffer
[patent_app_type] => utility
[patent_app_number] => 15/205555
[patent_app_country] => US
[patent_app_date] => 2016-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 47
[patent_no_of_words] => 18303
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15205555
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/205555 | Check pointing a shift register using a circular buffer | Jul 7, 2016 | Issued |
Array
(
[id] => 12128201
[patent_doc_number] => 20180011788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'REDUCING IDLE RESOURCE USAGE'
[patent_app_type] => utility
[patent_app_number] => 15/205443
[patent_app_country] => US
[patent_app_date] => 2016-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15205443
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/205443 | REDUCING IDLE RESOURCE USAGE | Jul 7, 2016 | Abandoned |
Array
(
[id] => 14427173
[patent_doc_number] => 10318390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Automated storage target selection for data backup
[patent_app_type] => utility
[patent_app_number] => 15/206147
[patent_app_country] => US
[patent_app_date] => 2016-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 13229
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15206147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/206147 | Automated storage target selection for data backup | Jul 7, 2016 | Issued |