
Edward Michael Wacyra
Examiner (ID: 19106)
| Most Active Art Unit | 3102 |
| Art Unit(s) | 3108, 3102, 3101, 2899 |
| Total Applications | 666 |
| Issued Applications | 593 |
| Pending Applications | 0 |
| Abandoned Applications | 73 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17682357
[patent_doc_number] => 11366609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Technique for encoding deferred reference count increments and decrements
[patent_app_type] => utility
[patent_app_number] => 16/529956
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6974
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529956
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529956 | Technique for encoding deferred reference count increments and decrements | Aug 1, 2019 | Issued |
Array
(
[id] => 16615900
[patent_doc_number] => 20210034553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => PROFILE-BASED MEMORY OPERATION
[patent_app_type] => utility
[patent_app_number] => 16/528315
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16528315
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/528315 | Adjusting characteristic of system based on profile | Jul 30, 2019 | Issued |
Array
(
[id] => 15530839
[patent_doc_number] => 20200057725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => DATA STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/523508
[patent_app_country] => US
[patent_app_date] => 2019-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16523508
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/523508 | DATA STORAGE DEVICE AND OPERATING METHOD THEREOF | Jul 25, 2019 | Abandoned |
Array
(
[id] => 16378042
[patent_doc_number] => 20200326884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => WRITING METHOD FOR MULTI-STREAM WRITE SOLID STATE DRIVE
[patent_app_type] => utility
[patent_app_number] => 16/458826
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6077
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16458826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/458826 | Writing method for multi-stream write solid state drive | Jun 30, 2019 | Issued |
Array
(
[id] => 17209353
[patent_doc_number] => 11169723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-09
[patent_title] => Data storage system with metadata check-pointing
[patent_app_type] => utility
[patent_app_number] => 16/457008
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 35
[patent_no_of_words] => 26608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457008 | Data storage system with metadata check-pointing | Jun 27, 2019 | Issued |
Array
(
[id] => 17824590
[patent_doc_number] => 11429538
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Memory system for storing map data in host memory and operating method of the same
[patent_app_type] => utility
[patent_app_number] => 16/455961
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 10179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455961
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455961 | Memory system for storing map data in host memory and operating method of the same | Jun 27, 2019 | Issued |
Array
(
[id] => 16543385
[patent_doc_number] => 20200409800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => STREAM LEVEL UNINTERRUPTED RESTORE OPERATION USING AN INTERRUPT SERVICE ROUTINE APPROACH
[patent_app_type] => utility
[patent_app_number] => 16/454666
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454666
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454666 | Stream level uninterrupted restore operation using an interrupt service routine approach | Jun 26, 2019 | Issued |
Array
(
[id] => 16527240
[patent_doc_number] => 20200401320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => Efficient Non-Uniform Object Processing
[patent_app_type] => utility
[patent_app_number] => 16/447443
[patent_app_country] => US
[patent_app_date] => 2019-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10577
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16447443
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/447443 | Distributed batch processing of non-uniform data objects | Jun 19, 2019 | Issued |
Array
(
[id] => 16802141
[patent_doc_number] => 10997085
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Compression for flash translation layer
[patent_app_type] => utility
[patent_app_number] => 16/429880
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5421
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16429880
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/429880 | Compression for flash translation layer | Jun 2, 2019 | Issued |
Array
(
[id] => 17331305
[patent_doc_number] => 11221766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => System and method for persistent memory rotation based on remaining write endurance
[patent_app_type] => utility
[patent_app_number] => 16/422033
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10274
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422033
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422033 | System and method for persistent memory rotation based on remaining write endurance | May 23, 2019 | Issued |
Array
(
[id] => 16470414
[patent_doc_number] => 20200371951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => ADDRESS TRANSLATION CACHE INVALIDATION IN A MICROPROCESSOR
[patent_app_type] => utility
[patent_app_number] => 16/417961
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12785
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16417961
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/417961 | Address translation cache invalidation in a microprocessor | May 20, 2019 | Issued |
Array
(
[id] => 14782017
[patent_doc_number] => 20190265906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => MONITORING STORAGE SYSTEMS FOR PERFORMANCE
[patent_app_type] => utility
[patent_app_number] => 16/412514
[patent_app_country] => US
[patent_app_date] => 2019-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412514
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412514 | Monitoring storage systems for performance | May 14, 2019 | Issued |
Array
(
[id] => 17009447
[patent_doc_number] => 20210240608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => HOST ACCELERATED OPERATIONS IN MANAGED NAND DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/051995
[patent_app_country] => US
[patent_app_date] => 2019-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17051995
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/051995 | Host accelerated operations in managed NAND devices | May 14, 2019 | Issued |
Array
(
[id] => 16116173
[patent_doc_number] => 20200210109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => MEMORY SHARING DUAL-MODE NETWORK COMMUNICATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/411454
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16411454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/411454 | Memory sharing dual-mode network communication device | May 13, 2019 | Issued |
Array
(
[id] => 16438952
[patent_doc_number] => 20200356278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => FAVORED CACHE STATUS FOR SELECTED VOLUMES WITHIN A STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/409829
[patent_app_country] => US
[patent_app_date] => 2019-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8227
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16409829
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/409829 | Favored cache status for selected volumes within a storage system | May 11, 2019 | Issued |
Array
(
[id] => 14750481
[patent_doc_number] => 20190258414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => TECHNOLOGIES FOR CONTEMPORANEOUS ACCESS OF NON-VOLATILE AND VOLATILE MEMORY IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/405296
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9076
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405296
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405296 | Technologies for contemporaneous access of non-volatile and volatile memory in a memory device | May 6, 2019 | Issued |
Array
(
[id] => 16423830
[patent_doc_number] => 20200349028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SYSTEMS AND METHODS FOR CONTINUOUS DATA PROTECTION
[patent_app_type] => utility
[patent_app_number] => 16/398534
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398534
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398534 | Systems and methods for continuous data protection with near zero recovery point | Apr 29, 2019 | Issued |
Array
(
[id] => 16400801
[patent_doc_number] => 20200341659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => WRITE-ONCE READ-MANY COMPLIANT DATA STORAGE CLUSTER
[patent_app_type] => utility
[patent_app_number] => 16/397279
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17577
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397279
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/397279 | Write-once read-many compliant data storage cluster | Apr 28, 2019 | Issued |
Array
(
[id] => 16895088
[patent_doc_number] => 11036642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory
[patent_app_type] => utility
[patent_app_number] => 16/396576
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6470
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396576 | Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory | Apr 25, 2019 | Issued |
Array
(
[id] => 17016913
[patent_doc_number] => 11086552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => System and method for selective backup promotion using a dynamically reserved memory register
[patent_app_type] => utility
[patent_app_number] => 16/396538
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7034
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396538
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396538 | System and method for selective backup promotion using a dynamically reserved memory register | Apr 25, 2019 | Issued |