
Edward Michael Wacyra
Examiner (ID: 19106)
| Most Active Art Unit | 3102 |
| Art Unit(s) | 3108, 3102, 3101, 2899 |
| Total Applications | 666 |
| Issued Applications | 593 |
| Pending Applications | 0 |
| Abandoned Applications | 73 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16393025
[patent_doc_number] => 20200333966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => FACILITATING TRANSMISSION OF MULTI-SEGMENT DATA PORTIONS FOR STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/388014
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388014
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388014 | Facilitating an out-of-order transmission of segments of multi-segment data portions for distributed storage devices | Apr 17, 2019 | Issued |
Array
(
[id] => 15027377
[patent_doc_number] => 20190324693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/388207
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388207
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388207 | STORAGE DEVICE AND OPERATING METHOD THEREOF | Apr 17, 2019 | Abandoned |
Array
(
[id] => 15459239
[patent_doc_number] => 20200042444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Distributed Memory Object Architecture
[patent_app_type] => utility
[patent_app_number] => 16/372301
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6872
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16372301
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/372301 | Distributed memory object apparatus and method enabling memory-speed data access for memory and storage semantics | Mar 31, 2019 | Issued |
Array
(
[id] => 15464371
[patent_doc_number] => 20200045010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Naming Service in a Distributed Memory Object Architecture
[patent_app_type] => utility
[patent_app_number] => 16/372184
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6536
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16372184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/372184 | Naming service in a distributed memory object architecture | Mar 31, 2019 | Issued |
Array
(
[id] => 16346306
[patent_doc_number] => 20200310957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => PERFORMANCE MANAGEMENT UNIT (PMU) AIDED TIER SELECTION IN HETEROGENEOUS MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/370543
[patent_app_country] => US
[patent_app_date] => 2019-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14048
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16370543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/370543 | PERFORMANCE MANAGEMENT UNIT (PMU) AIDED TIER SELECTION IN HETEROGENEOUS MEMORY | Mar 28, 2019 | Abandoned |
Array
(
[id] => 16910412
[patent_doc_number] => 11042452
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-22
[patent_title] => Storage system data recovery using data recovery as a service
[patent_app_type] => utility
[patent_app_number] => 16/359188
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 46336
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359188
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359188 | Storage system data recovery using data recovery as a service | Mar 19, 2019 | Issued |
Array
(
[id] => 16864628
[patent_doc_number] => 11023370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Memory system having a plurality of memory chips and method for controlling power supplied to the memory chips
[patent_app_type] => utility
[patent_app_number] => 16/284145
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 8360
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284145
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284145 | Memory system having a plurality of memory chips and method for controlling power supplied to the memory chips | Feb 24, 2019 | Issued |
Array
(
[id] => 15412265
[patent_doc_number] => 20200026455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/276375
[patent_app_country] => US
[patent_app_date] => 2019-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11054
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276375
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276375 | Storage device with fail page replacement capability and operating method thereof | Feb 13, 2019 | Issued |
Array
(
[id] => 16370986
[patent_doc_number] => 10802741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Pre-zeroing blocks in files using automatic file unmap framework
[patent_app_type] => utility
[patent_app_number] => 16/273179
[patent_app_country] => US
[patent_app_date] => 2019-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5912
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16273179
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/273179 | Pre-zeroing blocks in files using automatic file unmap framework | Feb 11, 2019 | Issued |
Array
(
[id] => 15458831
[patent_doc_number] => 20200042240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => STORAGE EDGE CONTROLLER WITH A METADATA COMPUTATIONAL ENGINE
[patent_app_type] => utility
[patent_app_number] => 16/264473
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16264473
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/264473 | Storage edge controller with a metadata computational engine | Jan 30, 2019 | Issued |
Array
(
[id] => 14347569
[patent_doc_number] => 20190155757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => MEMORY ACCESS PROTECTION APPARATUS AND METHODS FOR MEMORY MAPPED ACCESS BETWEEN INDEPENDENTLY OPERABLE PROCESSORS
[patent_app_type] => utility
[patent_app_number] => 16/259543
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259543 | Memory access protection apparatus and methods for memory mapped access between independently operable processors | Jan 27, 2019 | Issued |
Array
(
[id] => 15458829
[patent_doc_number] => 20200042239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Distributed Memory Object Architecture
[patent_app_type] => utility
[patent_app_number] => 16/255414
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255414 | Distributed memory object method and system enabling memory-speed data access in a distributed environment | Jan 22, 2019 | Issued |
Array
(
[id] => 16818543
[patent_doc_number] => 11003369
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-11
[patent_title] => Performing a tune-up procedure on a storage device during a boot process
[patent_app_type] => utility
[patent_app_number] => 16/246771
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 29023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246771 | Performing a tune-up procedure on a storage device during a boot process | Jan 13, 2019 | Issued |
Array
(
[id] => 16574211
[patent_doc_number] => 10896134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Informative value in indexing, classifying, searching
[patent_app_type] => utility
[patent_app_number] => 16/233731
[patent_app_country] => US
[patent_app_date] => 2018-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 15118
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16233731
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/233731 | Informative value in indexing, classifying, searching | Dec 26, 2018 | Issued |
Array
(
[id] => 16408881
[patent_doc_number] => 10817434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Interruptible translation entry invalidation in a multithreaded data processing system
[patent_app_type] => utility
[patent_app_number] => 16/225803
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 12826
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16225803
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/225803 | Interruptible translation entry invalidation in a multithreaded data processing system | Dec 18, 2018 | Issued |
Array
(
[id] => 15182049
[patent_doc_number] => 20190361616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => MEMORY PROTECTIVE APPARATUS FOR INDIRECT ACCESS MEMORY CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/479532
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16479532
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/479532 | Memory protective apparatus for indirect access memory controller | Dec 13, 2018 | Issued |
Array
(
[id] => 16077649
[patent_doc_number] => 20200192811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => CACHE PREFETCHING
[patent_app_type] => utility
[patent_app_number] => 16/218517
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7249
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16218517
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/218517 | Method and apparatus for prefetching data items to a cache | Dec 12, 2018 | Issued |
Array
(
[id] => 14443733
[patent_doc_number] => 20190179740
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => MEMORY SYSTEM WITH ACTIVATE-LEVELING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/214558
[patent_app_country] => US
[patent_app_date] => 2018-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16214558
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/214558 | Memory system with activate-leveling method | Dec 9, 2018 | Issued |
Array
(
[id] => 16263352
[patent_doc_number] => 10754786
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Memory access method using simplified mapping table requiring smaller memory space
[patent_app_type] => utility
[patent_app_number] => 16/208859
[patent_app_country] => US
[patent_app_date] => 2018-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5692
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208859
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208859 | Memory access method using simplified mapping table requiring smaller memory space | Dec 3, 2018 | Issued |
Array
(
[id] => 15997643
[patent_doc_number] => 20200174692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => INCREASING OPERATIONAL EFFICIENCY FOR NETWORK CACHING BASED DISASTER RECOVERY
[patent_app_type] => utility
[patent_app_number] => 16/209804
[patent_app_country] => US
[patent_app_date] => 2018-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16209804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/209804 | Using merged snapshots to increase operational efficiency for network caching based disaster recovery | Dec 3, 2018 | Issued |