
Edward Michael Wacyra
Examiner (ID: 19106)
| Most Active Art Unit | 3102 |
| Art Unit(s) | 3108, 3102, 3101, 2899 |
| Total Applications | 666 |
| Issued Applications | 593 |
| Pending Applications | 0 |
| Abandoned Applications | 73 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20440226
[patent_doc_number] => 12511062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-30
[patent_title] => Managing permissions for processing input/output (I/O) operations in a storage system
[patent_app_type] => utility
[patent_app_number] => 18/159764
[patent_app_country] => US
[patent_app_date] => 2023-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 34
[patent_no_of_words] => 40311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18159764
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/159764 | Managing permissions for processing input/output (I/O) operations in a storage system | Jan 25, 2023 | Issued |
Array
(
[id] => 19677669
[patent_doc_number] => 12189525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => System and method for deferred processing of metadata log flush operations
[patent_app_type] => utility
[patent_app_number] => 18/156702
[patent_app_country] => US
[patent_app_date] => 2023-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18156702
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/156702 | System and method for deferred processing of metadata log flush operations | Jan 18, 2023 | Issued |
Array
(
[id] => 18351753
[patent_doc_number] => 20230139864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => MEMORY CONTROLLER FOR SCHEDULING COMMANDS BASED ON RESPONSE FOR RECEIVING WRITE COMMAND, STORAGE DEVICE INCLUDING THE MEMORY CONTROLLER, AND OPERATING METHOD OF THE MEMORY CONTROLLER AND THE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/148149
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18148149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/148149 | Memory controller for scheduling commands based on response for receiving write command, storage device including the memory controller, and operating method of the memory controller and the storage device | Dec 28, 2022 | Issued |
Array
(
[id] => 19538182
[patent_doc_number] => 12130735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Data writing method and apparatus for flash memory-based system
[patent_app_type] => utility
[patent_app_number] => 18/147362
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 13794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147362
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/147362 | Data writing method and apparatus for flash memory-based system | Dec 27, 2022 | Issued |
Array
(
[id] => 18941592
[patent_doc_number] => 20240036731
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => MEMORY SYSTEM AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/082586
[patent_app_country] => US
[patent_app_date] => 2022-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082586
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/082586 | Memory system for controlling latency and method of operating the same | Dec 15, 2022 | Issued |
Array
(
[id] => 20440210
[patent_doc_number] => 12511046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-30
[patent_title] => Memory controller controlling cache read operation, memory system including the memory controller, and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 18/075691
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5133
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075691
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075691 | Memory controller controlling cache read operation, memory system including the memory controller, and method of operating the same | Dec 5, 2022 | Issued |
Array
(
[id] => 19189716
[patent_doc_number] => 20240168629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => VARIABLE SIZED DATA CHUNKS WITH STRIPED ERASURE CODING
[patent_app_type] => utility
[patent_app_number] => 18/058077
[patent_app_country] => US
[patent_app_date] => 2022-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18058077
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/058077 | Variable sized data chunks with striped erasure coding | Nov 21, 2022 | Issued |
Array
(
[id] => 19522986
[patent_doc_number] => 12124713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => System-on-chip comprising a non-volatile memory
[patent_app_type] => utility
[patent_app_number] => 18/057390
[patent_app_country] => US
[patent_app_date] => 2022-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 6095
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18057390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/057390 | System-on-chip comprising a non-volatile memory | Nov 20, 2022 | Issued |
Array
(
[id] => 19189745
[patent_doc_number] => 20240168658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => System and Method to Reduce Power Consumption When Conveying Data to a Device
[patent_app_type] => utility
[patent_app_number] => 18/057539
[patent_app_country] => US
[patent_app_date] => 2022-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5381
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18057539
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/057539 | System and method to reduce power consumption when conveying data to a device | Nov 20, 2022 | Issued |
Array
(
[id] => 19167507
[patent_doc_number] => 11983413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Semiconductor memory device for reducing data read time difference between memory banks
[patent_app_type] => utility
[patent_app_number] => 17/979111
[patent_app_country] => US
[patent_app_date] => 2022-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12070
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17979111
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/979111 | Semiconductor memory device for reducing data read time difference between memory banks | Nov 1, 2022 | Issued |
Array
(
[id] => 19259811
[patent_doc_number] => 12019869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Method, electronic device, and computer program product for scheduling data collection
[patent_app_type] => utility
[patent_app_number] => 17/978716
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6985
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978716
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978716 | Method, electronic device, and computer program product for scheduling data collection | Oct 31, 2022 | Issued |
Array
(
[id] => 19144582
[patent_doc_number] => 20240143499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => DYNAMIC NAND READ/WRITE ACCESS TIME FOR SSD RELIABILITY AND PERFORMANCE ENHANCEMENT
[patent_app_type] => utility
[patent_app_number] => 17/974762
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974762
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974762 | Dynamic NAND read/write access time for SSD reliability and performance enhancement | Oct 26, 2022 | Issued |
Array
(
[id] => 18889516
[patent_doc_number] => 11868286
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-09
[patent_title] => Memory validation
[patent_app_type] => utility
[patent_app_number] => 18/045015
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7270
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18045015
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/045015 | Memory validation | Oct 6, 2022 | Issued |
Array
(
[id] => 18810857
[patent_doc_number] => 20230385193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => MEMORY SYSTEM, MEMORY CONTROLLER AND OPERATING METHOD THEREOF FOR DETERMINING GARBAGE COLLECTION VICTIM BLOCK
[patent_app_type] => utility
[patent_app_number] => 17/937334
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937334
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937334 | Memory system, memory controller and operating method thereof for determining garbage collection victim block | Sep 29, 2022 | Issued |
Array
(
[id] => 18506424
[patent_doc_number] => 11704241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Garbage collection operation management with early garbage collection starting point
[patent_app_type] => utility
[patent_app_number] => 17/955505
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8823
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955505
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955505 | Garbage collection operation management with early garbage collection starting point | Sep 27, 2022 | Issued |
Array
(
[id] => 19052938
[patent_doc_number] => 20240094907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => LOSSLESS COMPRESSION OF LARGE DATA SETS FOR SYSTEMS ON A CHIP
[patent_app_type] => utility
[patent_app_number] => 17/934835
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934835
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934835 | Lossless compression of large data sets for systems on a chip | Sep 22, 2022 | Issued |
Array
(
[id] => 18513105
[patent_doc_number] => 20230229330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => STORAGE SYSTEM AND COOPERATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/945511
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17945511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/945511 | Multi-node storage system and cooperation method for performing input output | Sep 14, 2022 | Issued |
Array
(
[id] => 19036502
[patent_doc_number] => 20240086317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => VALID DATA RETRIEVAL FOR GARBAGE COLLECTION
[patent_app_type] => utility
[patent_app_number] => 17/944443
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17944443
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/944443 | Valid data retrieval for garbage collection | Sep 13, 2022 | Issued |
Array
(
[id] => 19971502
[patent_doc_number] => 12340117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Tensor memory access based implementation for massive and ultra-massive MIMO systems
[patent_app_type] => utility
[patent_app_number] => 17/929954
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2301
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929954 | Tensor memory access based implementation for massive and ultra-massive MIMO systems | Sep 5, 2022 | Issued |
Array
(
[id] => 19443275
[patent_doc_number] => 12093541
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-09-17
[patent_title] => Temperature-based bandwidth compensation for memory traffic
[patent_app_type] => utility
[patent_app_number] => 17/929925
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8585
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929925
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929925 | Temperature-based bandwidth compensation for memory traffic | Sep 5, 2022 | Issued |