
Edwin A. Leon Munoz
Examiner (ID: 13058, Phone: (571)272-2008 , Office: P/2833 )
| Most Active Art Unit | 2833 |
| Art Unit(s) | 2833, 2831 |
| Total Applications | 2808 |
| Issued Applications | 2422 |
| Pending Applications | 122 |
| Abandoned Applications | 303 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19532609
[patent_doc_number] => 20240356511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SWITCHING AMPLIFIER HAVING LINEAR TRANSITION TOTEM POLE MODULATION
[patent_app_type] => utility
[patent_app_number] => 18/761382
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8842
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761382
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761382 | SWITCHING AMPLIFIER HAVING LINEAR TRANSITION TOTEM POLE MODULATION | Jul 1, 2024 | Pending |
Array
(
[id] => 19544407
[patent_doc_number] => 20240361443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => RADAR APPARATUS, SYSTEM, AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/759872
[patent_app_country] => US
[patent_app_date] => 2024-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18759872
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/759872 | RADAR APPARATUS, SYSTEM, AND METHOD | Jun 28, 2024 | Pending |
Array
(
[id] => 19590699
[patent_doc_number] => 20240388256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => IMPEDANCE CONTROL IN MERGED STACKED FET AMPLIFIERS
[patent_app_type] => utility
[patent_app_number] => 18/622519
[patent_app_country] => US
[patent_app_date] => 2024-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18622519
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/622519 | IMPEDANCE CONTROL IN MERGED STACKED FET AMPLIFIERS | Mar 28, 2024 | Pending |
Array
(
[id] => 19428820
[patent_doc_number] => 12088260
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-09-10
[patent_title] => System and a method for feedback compression through sample combining in digital predistortion
[patent_app_type] => utility
[patent_app_number] => 18/591765
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 7379
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591765
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591765 | System and a method for feedback compression through sample combining in digital predistortion | Feb 28, 2024 | Issued |
Array
(
[id] => 19385466
[patent_doc_number] => 20240275336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => Integrated Circuit Yield Improvement
[patent_app_type] => utility
[patent_app_number] => 18/585622
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585622
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585622 | Integrated Circuit Yield Improvement | Feb 22, 2024 | Pending |
Array
(
[id] => 19222250
[patent_doc_number] => 20240186954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => Generation And Synchronization Of Pulse-Width Modulated (PWM) Waveforms For Radio-Frequency (RF) Applications
[patent_app_type] => utility
[patent_app_number] => 18/443682
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29236
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18443682
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/443682 | Generation And Synchronization Of Pulse-Width Modulated (PWM) Waveforms For Radio-Frequency (RF) Applications | Feb 15, 2024 | Pending |
Array
(
[id] => 19192232
[patent_doc_number] => 20240171145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => Tunable Effective Inductance for Multi-Gain LNA with Inductive Source Degeneration
[patent_app_type] => utility
[patent_app_number] => 18/418147
[patent_app_country] => US
[patent_app_date] => 2024-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18418147
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/418147 | Tunable Effective Inductance for Multi-Gain LNA with Inductive Source Degeneration | Jan 18, 2024 | Pending |
Array
(
[id] => 20375678
[patent_doc_number] => 12483123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-25
[patent_title] => Adaptive DC-DC boost converter arrangement
[patent_app_type] => utility
[patent_app_number] => 18/415136
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18415136
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/415136 | Adaptive DC-DC boost converter arrangement | Jan 16, 2024 | Issued |
Array
(
[id] => 19147219
[patent_doc_number] => 20240146272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => Optimized Multi Gain LNA Enabling Low Current and High Linearity Including Highly Linear Active Bypass
[patent_app_type] => utility
[patent_app_number] => 18/406064
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4748
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406064 | Optimized Multi Gain LNA Enabling Low Current and High Linearity Including Highly Linear Active Bypass | Jan 4, 2024 | Pending |
Array
(
[id] => 19147194
[patent_doc_number] => 20240146247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => ENHANCED CURRENT MIRROR FOR MULTIPLE SUPPLY VOLTAGES
[patent_app_type] => utility
[patent_app_number] => 18/405323
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405323
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405323 | Enhanced current mirror for multiple supply voltages | Jan 4, 2024 | Issued |
Array
(
[id] => 20072955
[patent_doc_number] => 20250211177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => DYNAMIC TRANSLINEAR CURRENT MULTIPLIER FOR ANALOG COMPUTING
[patent_app_type] => utility
[patent_app_number] => 18/392366
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6552
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18392366
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/392366 | Dynamic translinear current multiplier for analog computing | Dec 20, 2023 | Issued |
Array
(
[id] => 19055652
[patent_doc_number] => 20240097621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => COMPENSATION OF THERMALLY INDUCED VOLTAGE ERRORS
[patent_app_type] => utility
[patent_app_number] => 18/522321
[patent_app_country] => US
[patent_app_date] => 2023-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18522321
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/522321 | COMPENSATION OF THERMALLY INDUCED VOLTAGE ERRORS | Nov 28, 2023 | Pending |
Array
(
[id] => 19192223
[patent_doc_number] => 20240171136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => AMPLIFIER ASSEMBLY WITH REDUCED GAIN VARIATION, FRONT-END MODULE, AND MOBILE DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/512649
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512649 | AMPLIFIER ASSEMBLY WITH REDUCED GAIN VARIATION, FRONT-END MODULE, AND MOBILE DEVICE INCLUDING THE SAME | Nov 16, 2023 | Pending |
Array
(
[id] => 20404759
[patent_doc_number] => 12494743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Power amplifier with variable bias impedance
[patent_app_type] => utility
[patent_app_number] => 18/388750
[patent_app_country] => US
[patent_app_date] => 2023-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 1192
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18388750
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/388750 | Power amplifier with variable bias impedance | Nov 9, 2023 | Issued |
Array
(
[id] => 20003190
[patent_doc_number] => 20250141412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => METHODS AND APPARATUS TO MODULATE SIGNALS USING MULTI-CLASS MODULATION CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 18/385848
[patent_app_country] => US
[patent_app_date] => 2023-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18385848
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/385848 | METHODS AND APPARATUS TO MODULATE SIGNALS USING MULTI-CLASS MODULATION CIRCUITRY | Oct 30, 2023 | Pending |
Array
(
[id] => 19086872
[patent_doc_number] => 20240113673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => OUTPUT CLAMP AND CURRENT LIMITER FOR AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 18/497971
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6797
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18497971
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/497971 | OUTPUT CLAMP AND CURRENT LIMITER FOR AMPLIFIER | Oct 29, 2023 | Pending |
Array
(
[id] => 19131630
[patent_doc_number] => 20240136983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => Scalable Periphery Tunable Matching Power Amplifier
[patent_app_type] => utility
[patent_app_number] => 18/494635
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18494635
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/494635 | Scalable Periphery Tunable Matching Power Amplifier | Oct 24, 2023 | Pending |
Array
(
[id] => 19994507
[patent_doc_number] => 20250132729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => OUTPUT CURRENT-DEPENDENT VOLTAGE REGULATOR OUTPUT STAGE RECONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 18/492853
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18492853
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/492853 | OUTPUT CURRENT-DEPENDENT VOLTAGE REGULATOR OUTPUT STAGE RECONFIGURATION | Oct 23, 2023 | Pending |
Array
(
[id] => 19131630
[patent_doc_number] => 20240136983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => Scalable Periphery Tunable Matching Power Amplifier
[patent_app_type] => utility
[patent_app_number] => 18/494635
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18494635
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/494635 | Scalable Periphery Tunable Matching Power Amplifier | Oct 23, 2023 | Pending |
Array
(
[id] => 19307121
[patent_doc_number] => 20240235701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => POWER AMPLIFIER CALIBRATION SYSTEM AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/382800
[patent_app_country] => US
[patent_app_date] => 2023-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18382800
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/382800 | POWER AMPLIFIER CALIBRATION SYSTEM AND METHOD | Oct 22, 2023 | Pending |