
Edwin Young
Examiner (ID: 7742, Phone: (571)272-4781 , Office: P/3659 )
| Most Active Art Unit | 3655 |
| Art Unit(s) | 3659, 3681, 3655 |
| Total Applications | 2039 |
| Issued Applications | 1854 |
| Pending Applications | 95 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 27235
[patent_doc_number] => 07802043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-21
[patent_title] => 'Methods and apparatus for adding an autonomous controller to an existing architecture'
[patent_app_type] => utility
[patent_app_number] => 11/431334
[patent_app_country] => US
[patent_app_date] => 2006-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 2072
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/802/07802043.pdf
[firstpage_image] =>[orig_patent_app_number] => 11431334
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/431334 | Methods and apparatus for adding an autonomous controller to an existing architecture | May 8, 2006 | Issued |
Array
(
[id] => 5834941
[patent_doc_number] => 20060246772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-02
[patent_title] => 'Optical DVI cable, optical signal transmission equipment and optical signal transmission system which have the cable, and method of transmitting optical signal using the cable'
[patent_app_type] => utility
[patent_app_number] => 11/411225
[patent_app_country] => US
[patent_app_date] => 2006-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4142
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20060246772.pdf
[firstpage_image] =>[orig_patent_app_number] => 11411225
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/411225 | Optical DVI cable, optical signal transmission equipment and optical signal transmission system which have the cable, and method of transmitting optical signal using the cable | Apr 25, 2006 | Issued |
Array
(
[id] => 5260667
[patent_doc_number] => 20070214300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Agricultural communication system'
[patent_app_type] => utility
[patent_app_number] => 11/371763
[patent_app_country] => US
[patent_app_date] => 2006-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1853
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20070214300.pdf
[firstpage_image] =>[orig_patent_app_number] => 11371763
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/371763 | Agricultural communication system | Mar 8, 2006 | Abandoned |
Array
(
[id] => 5260671
[patent_doc_number] => 20070214304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Signal protocol assembly'
[patent_app_type] => utility
[patent_app_number] => 11/369294
[patent_app_country] => US
[patent_app_date] => 2006-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2895
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20070214304.pdf
[firstpage_image] =>[orig_patent_app_number] => 11369294
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/369294 | Signal protocol assembly | Mar 6, 2006 | Issued |
Array
(
[id] => 5260672
[patent_doc_number] => 20070214305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Storage device with a native RJ-45 connector'
[patent_app_type] => utility
[patent_app_number] => 11/369390
[patent_app_country] => US
[patent_app_date] => 2006-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2286
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20070214305.pdf
[firstpage_image] =>[orig_patent_app_number] => 11369390
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/369390 | Storage device with a native RJ-45 connector | Mar 6, 2006 | Abandoned |
Array
(
[id] => 5161596
[patent_doc_number] => 20070174640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-26
[patent_title] => 'SELF-CONFIGURING BUS FOR CONNECTING ELECTRONIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/306780
[patent_app_country] => US
[patent_app_date] => 2006-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20070174640.pdf
[firstpage_image] =>[orig_patent_app_number] => 11306780
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/306780 | Self-configuring bus for connecting electronic devices | Jan 10, 2006 | Issued |
Array
(
[id] => 5846810
[patent_doc_number] => 20060123163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-08
[patent_title] => 'Communication control circuit and communication control method'
[patent_app_type] => utility
[patent_app_number] => 11/329096
[patent_app_country] => US
[patent_app_date] => 2006-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8858
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20060123163.pdf
[firstpage_image] =>[orig_patent_app_number] => 11329096
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/329096 | Communication control circuit and communication control method | Jan 10, 2006 | Issued |
Array
(
[id] => 5150467
[patent_doc_number] => 20070050527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'SYNCHRONIZATION METHOD FOR A MULTI-PROCESSOR SYSTEM AND THE APPARATUS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/306447
[patent_app_country] => US
[patent_app_date] => 2005-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2999
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20070050527.pdf
[firstpage_image] =>[orig_patent_app_number] => 11306447
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/306447 | SYNCHRONIZATION METHOD FOR A MULTI-PROCESSOR SYSTEM AND THE APPARATUS THEREOF | Dec 27, 2005 | Abandoned |
Array
(
[id] => 5117708
[patent_doc_number] => 20070139422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'Switching method and system for multiple GPU support'
[patent_app_type] => utility
[patent_app_number] => 11/300705
[patent_app_country] => US
[patent_app_date] => 2005-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8360
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20070139422.pdf
[firstpage_image] =>[orig_patent_app_number] => 11300705
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/300705 | Switching method and system for multiple GPU support | Dec 14, 2005 | Issued |
Array
(
[id] => 5695760
[patent_doc_number] => 20060155907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 11/300322
[patent_app_country] => US
[patent_app_date] => 2005-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10687
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20060155907.pdf
[firstpage_image] =>[orig_patent_app_number] => 11300322
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/300322 | Multiprocessor system | Dec 14, 2005 | Abandoned |
Array
(
[id] => 5238252
[patent_doc_number] => 20070130409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'System-On-a-Chip mixed bus architecture'
[patent_app_type] => utility
[patent_app_number] => 11/295117
[patent_app_country] => US
[patent_app_date] => 2005-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2095
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20070130409.pdf
[firstpage_image] =>[orig_patent_app_number] => 11295117
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/295117 | System-on-a-chip mixed bus architecture | Dec 5, 2005 | Issued |
Array
(
[id] => 7589076
[patent_doc_number] => 07664897
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-16
[patent_title] => 'Method and apparatus for communicating over a resource interconnect'
[patent_app_type] => utility
[patent_app_number] => 11/293285
[patent_app_country] => US
[patent_app_date] => 2005-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8605
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/664/07664897.pdf
[firstpage_image] =>[orig_patent_app_number] => 11293285
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/293285 | Method and apparatus for communicating over a resource interconnect | Nov 30, 2005 | Issued |
Array
(
[id] => 220304
[patent_doc_number] => 07613864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-03
[patent_title] => 'Device sharing'
[patent_app_type] => utility
[patent_app_number] => 11/291314
[patent_app_country] => US
[patent_app_date] => 2005-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 25
[patent_no_of_words] => 21491
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/613/07613864.pdf
[firstpage_image] =>[orig_patent_app_number] => 11291314
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/291314 | Device sharing | Nov 30, 2005 | Issued |
Array
(
[id] => 5081297
[patent_doc_number] => 20070124521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'System and method of substituting redundant same address devices on a multi-mastered IIC bus'
[patent_app_type] => utility
[patent_app_number] => 11/290891
[patent_app_country] => US
[patent_app_date] => 2005-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4212
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20070124521.pdf
[firstpage_image] =>[orig_patent_app_number] => 11290891
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/290891 | System and method of substituting redundant same address devices on a multi-mastered IIC bus | Nov 29, 2005 | Abandoned |
Array
(
[id] => 5081305
[patent_doc_number] => 20070124529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'Subrack with front and rear insertion of AMC modules'
[patent_app_type] => utility
[patent_app_number] => 11/287994
[patent_app_country] => US
[patent_app_date] => 2005-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20070124529.pdf
[firstpage_image] =>[orig_patent_app_number] => 11287994
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/287994 | Subrack with front and rear insertion of AMC modules | Nov 27, 2005 | Abandoned |
Array
(
[id] => 5788796
[patent_doc_number] => 20060206642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-14
[patent_title] => 'Method of converting a serial data stream to data lanes'
[patent_app_type] => utility
[patent_app_number] => 11/283719
[patent_app_country] => US
[patent_app_date] => 2005-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1779
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0206/20060206642.pdf
[firstpage_image] =>[orig_patent_app_number] => 11283719
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/283719 | Method of converting a serial data stream to data lanes | Nov 21, 2005 | Abandoned |
Array
(
[id] => 5916298
[patent_doc_number] => 20060129731
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-15
[patent_title] => 'Methods and systems for providing management in a telecommunications equipment shelf assembly using a shared serial bus'
[patent_app_type] => utility
[patent_app_number] => 11/272478
[patent_app_country] => US
[patent_app_date] => 2005-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3952
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20060129731.pdf
[firstpage_image] =>[orig_patent_app_number] => 11272478
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/272478 | Methods and systems for providing management in a telecommunications equipment shelf assembly using a shared serial bus | Nov 9, 2005 | Issued |
Array
(
[id] => 146594
[patent_doc_number] => 07694050
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-04-06
[patent_title] => 'Method and system for addressing multiple instances of a same type of device on a bus'
[patent_app_type] => utility
[patent_app_number] => 11/268057
[patent_app_country] => US
[patent_app_date] => 2005-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/694/07694050.pdf
[firstpage_image] =>[orig_patent_app_number] => 11268057
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/268057 | Method and system for addressing multiple instances of a same type of device on a bus | Nov 6, 2005 | Issued |
Array
(
[id] => 5036502
[patent_doc_number] => 20070101041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'Method and system of controlling transfer speed of bus transactions'
[patent_app_type] => utility
[patent_app_number] => 11/263356
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3001
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20070101041.pdf
[firstpage_image] =>[orig_patent_app_number] => 11263356
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/263356 | Method and system of controlling transfer speed of bus transactions | Oct 30, 2005 | Issued |
Array
(
[id] => 208410
[patent_doc_number] => 07631131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-08
[patent_title] => 'Priority control in resource allocation for low request rate, latency-sensitive units'
[patent_app_type] => utility
[patent_app_number] => 11/260579
[patent_app_country] => US
[patent_app_date] => 2005-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 9349
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 505
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/631/07631131.pdf
[firstpage_image] =>[orig_patent_app_number] => 11260579
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/260579 | Priority control in resource allocation for low request rate, latency-sensitive units | Oct 26, 2005 | Issued |