
Ehud Gartenberg
Supervisory Patent Examiner (ID: 10368, Phone: (571)272-4828 , Office: P/3741 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3728, 3749, 3788, 3741, 3746, 3742 |
| Total Applications | 806 |
| Issued Applications | 641 |
| Pending Applications | 27 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 982622
[patent_doc_number] => 06927466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-09
[patent_title] => 'Magnetoresistive memory or sensor devices having improved switching properties and method of fabrication'
[patent_app_type] => utility
[patent_app_number] => 10/633628
[patent_app_country] => US
[patent_app_date] => 2003-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 4975
[patent_no_of_claims] => 92
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/927/06927466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10633628
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/633628 | Magnetoresistive memory or sensor devices having improved switching properties and method of fabrication | Aug 4, 2003 | Issued |
Array
(
[id] => 7386660
[patent_doc_number] => 20040021193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Method and systems for dynamically controlling electromagnetic wave motion through a photonic crystal'
[patent_app_type] => new
[patent_app_number] => 10/632955
[patent_app_country] => US
[patent_app_date] => 2003-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8057
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20040021193.pdf
[firstpage_image] =>[orig_patent_app_number] => 10632955
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/632955 | Method and systems for dynamically controlling electromagnetic wave motion through a photonic crystal | Aug 3, 2003 | Issued |
Array
(
[id] => 968484
[patent_doc_number] => 06939758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Gate length control for semiconductor chip design'
[patent_app_type] => utility
[patent_app_number] => 10/631596
[patent_app_country] => US
[patent_app_date] => 2003-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2662
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/939/06939758.pdf
[firstpage_image] =>[orig_patent_app_number] => 10631596
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/631596 | Gate length control for semiconductor chip design | Jul 30, 2003 | Issued |
Array
(
[id] => 7145953
[patent_doc_number] => 20050022905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Integrated circuit substrate material and method'
[patent_app_type] => utility
[patent_app_number] => 10/629271
[patent_app_country] => US
[patent_app_date] => 2003-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 1979
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20050022905.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629271 | Integrated circuit substrate material and method | Jul 28, 2003 | Issued |
Array
(
[id] => 5796428
[patent_doc_number] => 20060033105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Thin film transistor, liquid crystal display apparatus, manufacturing method of thin film transistor, and manafacturing method of liquid crystal display apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/524465
[patent_app_country] => US
[patent_app_date] => 2003-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 14005
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20060033105.pdf
[firstpage_image] =>[orig_patent_app_number] => 10524465
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/524465 | Thin film transistor, liquid crystal display apparatus, manufacturing method of thin film transistor, and manufacturing method of liquid crystal display apparatus | Jul 22, 2003 | Issued |
Array
(
[id] => 6912484
[patent_doc_number] => 20050176242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Patterning method'
[patent_app_type] => utility
[patent_app_number] => 10/623495
[patent_app_country] => US
[patent_app_date] => 2003-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7639
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20050176242.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623495
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623495 | Patterning method | Jul 21, 2003 | Issued |
Array
(
[id] => 6905728
[patent_doc_number] => 20050101123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-12
[patent_title] => 'Via-filling material and process for fabricating semiconductor integrated circuit using the material'
[patent_app_type] => utility
[patent_app_number] => 10/623772
[patent_app_country] => US
[patent_app_date] => 2003-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 11225
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20050101123.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623772
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623772 | Via-filling material and process for fabricating semiconductor integrated circuit using the material | Jul 21, 2003 | Issued |
Array
(
[id] => 7241623
[patent_doc_number] => 20050072979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-07
[patent_title] => 'Optical-ready wafers'
[patent_app_type] => utility
[patent_app_number] => 10/623665
[patent_app_country] => US
[patent_app_date] => 2003-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7111
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20050072979.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623665
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623665 | Optical-ready wafers | Jul 20, 2003 | Abandoned |
Array
(
[id] => 7620074
[patent_doc_number] => 06943109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Method of manufacturing a semiconductor element'
[patent_app_type] => utility
[patent_app_number] => 10/616996
[patent_app_country] => US
[patent_app_date] => 2003-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3524
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943109.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616996
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616996 | Method of manufacturing a semiconductor element | Jul 10, 2003 | Issued |
Array
(
[id] => 1021550
[patent_doc_number] => 06887787
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-03
[patent_title] => 'Method for fabricating semiconductor components with conductors having wire bondable metalization layers'
[patent_app_type] => utility
[patent_app_number] => 10/617936
[patent_app_country] => US
[patent_app_date] => 2003-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 26
[patent_no_of_words] => 4624
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/887/06887787.pdf
[firstpage_image] =>[orig_patent_app_number] => 10617936
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/617936 | Method for fabricating semiconductor components with conductors having wire bondable metalization layers | Jul 9, 2003 | Issued |
Array
(
[id] => 7396717
[patent_doc_number] => 20040104416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-03
[patent_title] => 'Semiconductor integrated circuit device and production method thereof'
[patent_app_type] => new
[patent_app_number] => 10/616355
[patent_app_country] => US
[patent_app_date] => 2003-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 18929
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20040104416.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616355
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616355 | Semiconductor integrated circuit device and production method thereof | Jul 9, 2003 | Abandoned |
Array
(
[id] => 7386757
[patent_doc_number] => 20040021212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Semiconductor device, method for manufacturing an electronic equipment, electronic equipment, and portable information terminal'
[patent_app_type] => new
[patent_app_number] => 10/614525
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7422
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20040021212.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614525
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614525 | Semiconductor device, method for manufacturing an electronic equipment, electronic equipment, and portable information terminal | Jul 7, 2003 | Issued |
Array
(
[id] => 7359967
[patent_doc_number] => 20040014308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack'
[patent_app_type] => new
[patent_app_number] => 10/613006
[patent_app_country] => US
[patent_app_date] => 2003-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3939
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20040014308.pdf
[firstpage_image] =>[orig_patent_app_number] => 10613006
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/613006 | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack | Jul 6, 2003 | Issued |
Array
(
[id] => 975963
[patent_doc_number] => 06933580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-23
[patent_title] => 'Semiconductor structure with substantially etched oxynitride defects protruding therefrom'
[patent_app_type] => utility
[patent_app_number] => 10/614538
[patent_app_country] => US
[patent_app_date] => 2003-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5045
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/933/06933580.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614538
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614538 | Semiconductor structure with substantially etched oxynitride defects protruding therefrom | Jul 2, 2003 | Issued |
Array
(
[id] => 519954
[patent_doc_number] => 07193317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-20
[patent_title] => 'Semiconductor module and power conversion device'
[patent_app_type] => utility
[patent_app_number] => 10/610816
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 8483
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/193/07193317.pdf
[firstpage_image] =>[orig_patent_app_number] => 10610816
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/610816 | Semiconductor module and power conversion device | Jul 1, 2003 | Issued |
Array
(
[id] => 7424492
[patent_doc_number] => 20040265489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Methods of fabricating a composite carbon nanotube thermal interface device'
[patent_app_type] => new
[patent_app_number] => 10/607525
[patent_app_country] => US
[patent_app_date] => 2003-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5558
[patent_no_of_claims] => 76
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20040265489.pdf
[firstpage_image] =>[orig_patent_app_number] => 10607525
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/607525 | Methods of fabricating a composite carbon nanotube thermal interface device | Jun 24, 2003 | Issued |
Array
(
[id] => 1062781
[patent_doc_number] => 06849525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Methods for forming polycrystalline silicon layer and fabricating polycrystalline silicon thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 10/465786
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 4214
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/849/06849525.pdf
[firstpage_image] =>[orig_patent_app_number] => 10465786
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/465786 | Methods for forming polycrystalline silicon layer and fabricating polycrystalline silicon thin film transistor | Jun 19, 2003 | Issued |
Array
(
[id] => 7385515
[patent_doc_number] => 20040037024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Optoelectronic package'
[patent_app_type] => new
[patent_app_number] => 10/463255
[patent_app_country] => US
[patent_app_date] => 2003-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1719
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20040037024.pdf
[firstpage_image] =>[orig_patent_app_number] => 10463255
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/463255 | Optoelectronic package | Jun 16, 2003 | Abandoned |
Array
(
[id] => 668383
[patent_doc_number] => 07094623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-22
[patent_title] => 'Method for producing semiconductor nanoparticles and semiconductor nanoparticles produced by the same'
[patent_app_type] => utility
[patent_app_number] => 10/453546
[patent_app_country] => US
[patent_app_date] => 2003-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2904
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/094/07094623.pdf
[firstpage_image] =>[orig_patent_app_number] => 10453546
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/453546 | Method for producing semiconductor nanoparticles and semiconductor nanoparticles produced by the same | Jun 3, 2003 | Issued |
Array
(
[id] => 7446000
[patent_doc_number] => 20040009635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-15
[patent_title] => 'Method of fabricating semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/449726
[patent_app_country] => US
[patent_app_date] => 2003-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10678
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20040009635.pdf
[firstpage_image] =>[orig_patent_app_number] => 10449726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/449726 | Method of fabricating semiconductor device | Jun 1, 2003 | Issued |