Eliseo Ramos Feliciano

Array ( [id] => 3544327 [patent_doc_number] => 05584012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Cache control method and rotary storage device having cache control' [patent_app_type] => 1 [patent_app_number] => 8/255942 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 7449 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/584/05584012.pdf [firstpage_image] =>[orig_patent_app_number] => 255942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3561280 [patent_doc_number] => 05546558 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Memory system with hierarchic disk array and memory map store for persistent storage of virtual mapping information' [patent_app_type] => 1 [patent_app_number] => 8/253442 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5116 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546558.pdf [firstpage_image] =>[orig_patent_app_number] => 253442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533159 [patent_doc_number] => 05530891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'System management interrupt mechanism within a symmetrical multiprocessing system' [patent_app_type] => 1 [patent_app_number] => 8/252086 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 12466 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530891.pdf [firstpage_image] =>[orig_patent_app_number] => 252086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3604857 [patent_doc_number] => 05568649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Interrupt cascading and priority configuration for a symmetrical multiprocessing system' [patent_app_type] => 1 [patent_app_number] => 8/251799 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 12460 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/568/05568649.pdf [firstpage_image] =>[orig_patent_app_number] => 251799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3556924 [patent_doc_number] => 05555430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Interrupt control architecture for symmetrical multiprocessing system' [patent_app_type] => 1 [patent_app_number] => 8/251843 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 12440 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555430.pdf [firstpage_image] =>[orig_patent_app_number] => 251843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3537893 [patent_doc_number] => 05504920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-02 [patent_title] => 'Video driver system for communicating device specific primitive commands to multiple video controller types' [patent_app_type] => 1 [patent_app_number] => 8/242773 [patent_app_country] => US [patent_app_date] => 1994-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3482 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/504/05504920.pdf [firstpage_image] =>[orig_patent_app_number] => 242773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3452433 [patent_doc_number] => 05398265 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-14 [patent_title] => 'Computer subsystem reset by address dependent RC discharge' [patent_app_type] => 1 [patent_app_number] => 8/243052 [patent_app_country] => US [patent_app_date] => 1994-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2569 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 369 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/398/05398265.pdf [firstpage_image] =>[orig_patent_app_number] => 243052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3621976 [patent_doc_number] => 05590352 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Dependency checking and forwarding of variable width operands' [patent_app_type] => 1 [patent_app_number] => 8/233567 [patent_app_country] => US [patent_app_date] => 1994-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 9824 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590352.pdf [firstpage_image] =>[orig_patent_app_number] => 233567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3676278 [patent_doc_number] => 05625841 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Data processing system' [patent_app_type] => 1 [patent_app_number] => 8/230192 [patent_app_country] => US [patent_app_date] => 1994-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2428 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625841.pdf [firstpage_image] =>[orig_patent_app_number] => 230192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701409 [patent_doc_number] => 05644779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Processing system and method of operation for concurrent processing of branch instructions with cancelling of processing of a branch instruction' [patent_app_type] => 1 [patent_app_number] => 8/228249 [patent_app_country] => US [patent_app_date] => 1994-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 8135 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644779.pdf [firstpage_image] =>[orig_patent_app_number] => 228249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3605940 [patent_doc_number] => 05522061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Read concurrency through transaction synthesis' [patent_app_type] => 1 [patent_app_number] => 8/227832 [patent_app_country] => US [patent_app_date] => 1994-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3567 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/522/05522061.pdf [firstpage_image] =>[orig_patent_app_number] => 227832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3505175 [patent_doc_number] => 05537542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Apparatus and method for managing a server workload according to client performance goals in a client/server data processing system' [patent_app_type] => 1 [patent_app_number] => 8/222752 [patent_app_country] => US [patent_app_date] => 1994-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 7503 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537542.pdf [firstpage_image] =>[orig_patent_app_number] => 222752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600111 [patent_doc_number] => 05553261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Method of performing clean-up of a solid state disk while executing a read command' [patent_app_type] => 1 [patent_app_number] => 8/221802 [patent_app_country] => US [patent_app_date] => 1994-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4898 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553261.pdf [firstpage_image] =>[orig_patent_app_number] => 221802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3561933 [patent_doc_number] => 05546599 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Processing system and method of operation for processing dispatched instructions with detected exceptions' [patent_app_type] => 1 [patent_app_number] => 8/221438 [patent_app_country] => US [patent_app_date] => 1994-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 38 [patent_no_of_words] => 13157 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546599.pdf [firstpage_image] =>[orig_patent_app_number] => 221438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601741 [patent_doc_number] => 05517657 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Segment register file read and write pipeline' [patent_app_type] => 1 [patent_app_number] => 8/220693 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11384 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517657.pdf [firstpage_image] =>[orig_patent_app_number] => 220693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3503369 [patent_doc_number] => 05440753 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-08 [patent_title] => 'Variable length string matcher' [patent_app_type] => 1 [patent_app_number] => 8/209812 [patent_app_country] => US [patent_app_date] => 1994-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 23 [patent_no_of_words] => 6433 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 322 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/440/05440753.pdf [firstpage_image] =>[orig_patent_app_number] => 209812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3589520 [patent_doc_number] => 05524264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Parallel arithmetic-logic processing device' [patent_app_type] => 1 [patent_app_number] => 8/209105 [patent_app_country] => US [patent_app_date] => 1994-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 7464 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/524/05524264.pdf [firstpage_image] =>[orig_patent_app_number] => 209105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613035 [patent_doc_number] => 05560030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Transfer processor with transparency' [patent_app_type] => 1 [patent_app_number] => 8/208413 [patent_app_country] => US [patent_app_date] => 1994-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 44 [patent_no_of_words] => 50495 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/560/05560030.pdf [firstpage_image] =>[orig_patent_app_number] => 208413 [rel_patent_id] =>[rel_patent_doc_number] =>)