Eliseo Ramos Feliciano

Array ( [id] => 3132722 [patent_doc_number] => 05450555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Register logging in pipelined computer using register log queue of register content changes and base queue of register log queue pointers for respective instructions' [patent_app_type] => 1 [patent_app_number] => 8/126094 [patent_app_country] => US [patent_app_date] => 1993-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 33 [patent_no_of_words] => 34287 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450555.pdf [firstpage_image] =>[orig_patent_app_number] => 126094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970010 [patent_doc_number] => 05991820 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Method for operating multiple processes using message passing and shared memory' [patent_app_type] => 1 [patent_app_number] => 8/121951 [patent_app_country] => US [patent_app_date] => 1993-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4737 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991820.pdf [firstpage_image] =>[orig_patent_app_number] => 121951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3015850 [patent_doc_number] => 05371878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'System for analysis of embedded computer systems' [patent_app_type] => 1 [patent_app_number] => 8/119000 [patent_app_country] => US [patent_app_date] => 1993-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5928 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371878.pdf [firstpage_image] =>[orig_patent_app_number] => 119000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433358 [patent_doc_number] => 05390311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'Method and apparatus for accessing microcoded instructions in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/117241 [patent_app_country] => US [patent_app_date] => 1993-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2351 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/390/05390311.pdf [firstpage_image] =>[orig_patent_app_number] => 117241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3129231 [patent_doc_number] => 05410690 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'System for issuing portable storage media containing common and individual data' [patent_app_type] => 1 [patent_app_number] => 8/113518 [patent_app_country] => US [patent_app_date] => 1993-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3209 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410690.pdf [firstpage_image] =>[orig_patent_app_number] => 113518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569194 [patent_doc_number] => 05502831 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-26 [patent_title] => 'Method for detecting unauthorized modification of a communication or broadcast unit' [patent_app_type] => 1 [patent_app_number] => 8/106029 [patent_app_country] => US [patent_app_date] => 1993-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3538 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/502/05502831.pdf [firstpage_image] =>[orig_patent_app_number] => 106029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3474446 [patent_doc_number] => 05469569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Method for detecting unauthorized modification of a communication or broadcast unit' [patent_app_type] => 1 [patent_app_number] => 8/106020 [patent_app_country] => US [patent_app_date] => 1993-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2509 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469569.pdf [firstpage_image] =>[orig_patent_app_number] => 106020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3427983 [patent_doc_number] => 05394529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Branch prediction unit for high-performance processor' [patent_app_type] => 1 [patent_app_number] => 8/086355 [patent_app_country] => US [patent_app_date] => 1993-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 27 [patent_no_of_words] => 45130 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394529.pdf [firstpage_image] =>[orig_patent_app_number] => 086355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3133642 [patent_doc_number] => 05381530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Programmable logic system for filtering commands to a microprocessor' [patent_app_type] => 1 [patent_app_number] => 8/084632 [patent_app_country] => US [patent_app_date] => 1993-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 4804 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381530.pdf [firstpage_image] =>[orig_patent_app_number] => 084632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553377 [patent_doc_number] => 05481739 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-02 [patent_title] => 'Vector quantization using thresholds' [patent_app_type] => 1 [patent_app_number] => 8/082022 [patent_app_country] => US [patent_app_date] => 1993-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5569 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/481/05481739.pdf [firstpage_image] =>[orig_patent_app_number] => 082022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122045 [patent_doc_number] => 05408619 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Naming service database updating technique' [patent_app_type] => 1 [patent_app_number] => 8/079701 [patent_app_country] => US [patent_app_date] => 1993-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2473 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408619.pdf [firstpage_image] =>[orig_patent_app_number] => 079701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601726 [patent_doc_number] => 05517656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Multicomputer system and method' [patent_app_type] => 1 [patent_app_number] => 8/075392 [patent_app_country] => US [patent_app_date] => 1993-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 9191 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517656.pdf [firstpage_image] =>[orig_patent_app_number] => 075392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3472520 [patent_doc_number] => 05442800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-15 [patent_title] => 'Parallel input-output circuit permitting reduce number of pins in a single chip microcomputer' [patent_app_type] => 1 [patent_app_number] => 8/067842 [patent_app_country] => US [patent_app_date] => 1993-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 9422 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/442/05442800.pdf [firstpage_image] =>[orig_patent_app_number] => 067842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533034 [patent_doc_number] => 05490279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Method and apparatus for operating a single CPU computer system as a multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 8/065597 [patent_app_country] => US [patent_app_date] => 1993-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3817 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490279.pdf [firstpage_image] =>[orig_patent_app_number] => 065597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3436076 [patent_doc_number] => 05423053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-06 [patent_title] => 'Device managing accessing priority to common resources, of functional modules divided over a plurality of local units in each of which they form of local daisy chain' [patent_app_type] => 1 [patent_app_number] => 8/063702 [patent_app_country] => US [patent_app_date] => 1993-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2464 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/423/05423053.pdf [firstpage_image] =>[orig_patent_app_number] => 063702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3127566 [patent_doc_number] => 05396601 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Microprocessor system having a single, common internal bus transferring data and instructions in different states of a machine cycle' [patent_app_type] => 1 [patent_app_number] => 8/042468 [patent_app_country] => US [patent_app_date] => 1993-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5610 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396601.pdf [firstpage_image] =>[orig_patent_app_number] => 042468 [rel_patent_id] =>[rel_patent_doc_number] =>)