Eliseo Ramos Feliciano

Array ( [id] => 3707777 [patent_doc_number] => 05680578 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Microprocessor using an instruction field to specify expanded functionality and a computer system employing same' [patent_app_type] => 1 [patent_app_number] => 8/479782 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5243 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/680/05680578.pdf [firstpage_image] =>[orig_patent_app_number] => 479782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900646 [patent_doc_number] => 05715396 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Method for providing for automatic topology discovery in an ATM network or the like' [patent_app_type] => 1 [patent_app_number] => 8/473070 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 56 [patent_no_of_words] => 20564 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715396.pdf [firstpage_image] =>[orig_patent_app_number] => 473070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3662010 [patent_doc_number] => 05606719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Temporary state preservation for a distributed file service' [patent_app_type] => 1 [patent_app_number] => 8/473138 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5158 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 375 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606719.pdf [firstpage_image] =>[orig_patent_app_number] => 473138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3703704 [patent_doc_number] => 05680318 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Synthesizer for generating a logic network using a hardware independent description' [patent_app_type] => 1 [patent_app_number] => 8/471060 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 42 [patent_no_of_words] => 32601 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/680/05680318.pdf [firstpage_image] =>[orig_patent_app_number] => 471060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3532342 [patent_doc_number] => 05530841 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Method for converting a hardware independent user description of a logic circuit into hardware components' [patent_app_type] => 1 [patent_app_number] => 8/484069 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 42 [patent_no_of_words] => 32638 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530841.pdf [firstpage_image] =>[orig_patent_app_number] => 484069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697461 [patent_doc_number] => 05691911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-25 [patent_title] => 'Method for pre-processing a hardware independent description of a logic circuit' [patent_app_type] => 1 [patent_app_number] => 8/486282 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 42 [patent_no_of_words] => 32564 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 297 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/691/05691911.pdf [firstpage_image] =>[orig_patent_app_number] => 486282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825384 [patent_doc_number] => 05710935 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-20 [patent_title] => 'Advanced parallel array processor (APAP)' [patent_app_type] => 1 [patent_app_number] => 8/466462 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 30 [patent_no_of_words] => 39006 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/710/05710935.pdf [firstpage_image] =>[orig_patent_app_number] => 466462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998037 [patent_doc_number] => 05862360 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'System resource enable apparatus with wake-up feature' [patent_app_type] => 1 [patent_app_number] => 8/465964 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3640 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862360.pdf [firstpage_image] =>[orig_patent_app_number] => 465964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3703362 [patent_doc_number] => 05661661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-26 [patent_title] => 'Method for processing a hardware independent user description to generate logic circuit elements including flip-flops, latches, and three-state buffers and combinations thereof' [patent_app_type] => 1 [patent_app_number] => 8/472026 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 42 [patent_no_of_words] => 32650 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/661/05661661.pdf [firstpage_image] =>[orig_patent_app_number] => 472026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3807434 [patent_doc_number] => 05842031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Advanced parallel array processor (APAP)' [patent_app_type] => 1 [patent_app_number] => 8/468045 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 30 [patent_no_of_words] => 38671 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/842/05842031.pdf [firstpage_image] =>[orig_patent_app_number] => 468045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3761349 [patent_doc_number] => 05717943 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Advanced parallel array processor (APAP)' [patent_app_type] => 1 [patent_app_number] => 8/465926 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 30 [patent_no_of_words] => 38995 [patent_no_of_claims] => 117 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717943.pdf [firstpage_image] =>[orig_patent_app_number] => 465926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894398 [patent_doc_number] => 05729758 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-17 [patent_title] => 'SIMD processor operating with a plurality of parallel processing elements in synchronization' [patent_app_type] => 1 [patent_app_number] => 8/465245 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 11677 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/729/05729758.pdf [firstpage_image] =>[orig_patent_app_number] => 465245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3870619 [patent_doc_number] => 05706438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-06 [patent_title] => 'Data transmission device for transmitting converted data at a controlled transmission rate' [patent_app_type] => 1 [patent_app_number] => 8/460032 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1945 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/706/05706438.pdf [firstpage_image] =>[orig_patent_app_number] => 460032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601837 [patent_doc_number] => 05517664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'RISC system with instructions which include register area and displacement portions for accessing data stored in registers during processing' [patent_app_type] => 1 [patent_app_number] => 8/459965 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 10917 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517664.pdf [firstpage_image] =>[orig_patent_app_number] => 459965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3540467 [patent_doc_number] => 05542083 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Information processor and information processing system utilizing clock signal' [patent_app_type] => 1 [patent_app_number] => 8/460601 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 53 [patent_no_of_words] => 14705 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/542/05542083.pdf [firstpage_image] =>[orig_patent_app_number] => 460601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3641641 [patent_doc_number] => 05687311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Microcomputer with detection of predetermined data for enabling execution of instructions for stopping supply of clock' [patent_app_type] => 1 [patent_app_number] => 8/455245 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6639 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687311.pdf [firstpage_image] =>[orig_patent_app_number] => 455245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3670844 [patent_doc_number] => 05627967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Automated generation on file access control system commands in a data processing system with front end processing of a master list' [patent_app_type] => 1 [patent_app_number] => 8/456002 [patent_app_country] => US [patent_app_date] => 1995-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5500 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627967.pdf [firstpage_image] =>[orig_patent_app_number] => 456002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3783775 [patent_doc_number] => 05734808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Pipeline processing device, clipping processing device, three-dimensional simulator device and pipeline processing method' [patent_app_type] => 1 [patent_app_number] => 8/436425 [patent_app_country] => US [patent_app_date] => 1995-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 32 [patent_no_of_words] => 12274 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734808.pdf [firstpage_image] =>[orig_patent_app_number] => 436425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3532852 [patent_doc_number] => 05490267 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Method for distinguishing between a 386-type central processing unit and A 286-type central processing unit' [patent_app_type] => 1 [patent_app_number] => 8/447813 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1041 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490267.pdf [firstpage_image] =>[orig_patent_app_number] => 447813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3634766 [patent_doc_number] => 05689704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Recording medium, recording/playback device which uses commands in character string form for audio system control' [patent_app_type] => 1 [patent_app_number] => 8/444045 [patent_app_country] => US [patent_app_date] => 1995-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 8609 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/689/05689704.pdf [firstpage_image] =>[orig_patent_app_number] => 444045 [rel_patent_id] =>[rel_patent_doc_number] =>)