Elli Peselev
Examiner (ID: 14966)
Most Active Art Unit | 1623 |
Art Unit(s) | 1673, 2899, 1623, 1621, 1203, 1803, 1211, 1802 |
Total Applications | 2819 |
Issued Applications | 1823 |
Pending Applications | 143 |
Abandoned Applications | 853 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14855013
[patent_doc_number] => 10416226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-17
[patent_title] => Test response compaction scheme
[patent_app_type] => utility
[patent_app_number] => 15/668362
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4875
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15668362
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/668362 | Test response compaction scheme | Aug 2, 2017 | Issued |
Array
(
[id] => 13419509
[patent_doc_number] => 20180261297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => REPAIR DEVICE AND SEMICONDUCTOR DEVICE INCLUDING THE REPAIR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/667189
[patent_app_country] => US
[patent_app_date] => 2017-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667189
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667189 | Repair device and semiconductor device including the repair device | Aug 1, 2017 | Issued |
Array
(
[id] => 14605035
[patent_doc_number] => 10355717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Encoder signal processing device, encoder, and signal processing method and recording medium
[patent_app_type] => utility
[patent_app_number] => 15/666975
[patent_app_country] => US
[patent_app_date] => 2017-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 7387
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15666975
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/666975 | Encoder signal processing device, encoder, and signal processing method and recording medium | Aug 1, 2017 | Issued |
Array
(
[id] => 12182291
[patent_doc_number] => 20180041227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'APPARATUS AND METHOD FOR DECODING LDPC CODE'
[patent_app_type] => utility
[patent_app_number] => 15/667465
[patent_app_country] => US
[patent_app_date] => 2017-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 18948
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667465
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667465 | Apparatus and method for decoding LDPC code | Aug 1, 2017 | Issued |
Array
(
[id] => 14956721
[patent_doc_number] => 10439647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Controller, semiconductor memory system and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/666705
[patent_app_country] => US
[patent_app_date] => 2017-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 11599
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15666705
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/666705 | Controller, semiconductor memory system and operating method thereof | Aug 1, 2017 | Issued |
Array
(
[id] => 12781114
[patent_doc_number] => 20180152206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => MEMORY MODULES, MEMORY SYSTEMS INCLUDING THE SAME AND METHODS OF OPERATING MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 15/664295
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15664295
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/664295 | Memory modules, memory systems including the same and methods of operating memory systems | Jul 30, 2017 | Issued |
Array
(
[id] => 14802553
[patent_doc_number] => 10404290
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Non-binary decoding using tensor product transforms
[patent_app_type] => utility
[patent_app_number] => 15/665294
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6022
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15665294
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/665294 | Non-binary decoding using tensor product transforms | Jul 30, 2017 | Issued |
Array
(
[id] => 14798523
[patent_doc_number] => 10402266
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-03
[patent_title] => Redundant array of independent disks in a direct-mapped flash storage system
[patent_app_type] => utility
[patent_app_number] => 15/665128
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 21118
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15665128
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/665128 | Redundant array of independent disks in a direct-mapped flash storage system | Jul 30, 2017 | Issued |
Array
(
[id] => 13578861
[patent_doc_number] => 20180340979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION IN SCANNABLE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 15/663580
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15663580
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/663580 | SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION IN SCANNABLE CIRCUIT | Jul 27, 2017 | Abandoned |
Array
(
[id] => 14890263
[patent_doc_number] => 10425189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Method for processing data block in LDPC encoder
[patent_app_type] => utility
[patent_app_number] => 15/663581
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10653
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15663581
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/663581 | Method for processing data block in LDPC encoder | Jul 27, 2017 | Issued |
Array
(
[id] => 14740135
[patent_doc_number] => 10389484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Method for performing polar coding and apparatus therefor
[patent_app_type] => utility
[patent_app_number] => 15/662966
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 14998
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662966
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662966 | Method for performing polar coding and apparatus therefor | Jul 27, 2017 | Issued |
Array
(
[id] => 13738243
[patent_doc_number] => 20180373591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => METHOD AND SYSTEM FOR SCANNING FOR ERASED FLASH MEMORY PAGES
[patent_app_type] => utility
[patent_app_number] => 15/662199
[patent_app_country] => US
[patent_app_date] => 2017-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7262
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662199
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662199 | Method and system for scanning for erased flash memory pages | Jul 26, 2017 | Issued |
Array
(
[id] => 14829617
[patent_doc_number] => 10411833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Early termination techniques for successive decoding processes
[patent_app_type] => utility
[patent_app_number] => 15/662012
[patent_app_country] => US
[patent_app_date] => 2017-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 15032
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662012 | Early termination techniques for successive decoding processes | Jul 26, 2017 | Issued |
Array
(
[id] => 12163214
[patent_doc_number] => 20180034481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'REED-SOLOMON DECODERS AND DECODING METHODS'
[patent_app_type] => utility
[patent_app_number] => 15/660940
[patent_app_country] => US
[patent_app_date] => 2017-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9053
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15660940
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/660940 | Reed-Solomon decoders and decoding methods | Jul 25, 2017 | Issued |
Array
(
[id] => 12163220
[patent_doc_number] => 20180034485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'AUTO-LEARNING LOG LIKELIHOOD RATIO'
[patent_app_type] => utility
[patent_app_number] => 15/658151
[patent_app_country] => US
[patent_app_date] => 2017-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15658151
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/658151 | Auto-learning log likelihood ratio | Jul 23, 2017 | Issued |
Array
(
[id] => 13255101
[patent_doc_number] => 10140241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Data bus driving circuit, and semiconductor device and semiconductor memory device including the same
[patent_app_type] => utility
[patent_app_number] => 15/651091
[patent_app_country] => US
[patent_app_date] => 2017-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 11525
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15651091
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/651091 | Data bus driving circuit, and semiconductor device and semiconductor memory device including the same | Jul 16, 2017 | Issued |
Array
(
[id] => 13294495
[patent_doc_number] => 10158452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
[patent_app_type] => utility
[patent_app_number] => 15/636230
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 52
[patent_no_of_words] => 27894
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636230 | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals | Jun 27, 2017 | Issued |
Array
(
[id] => 17001325
[patent_doc_number] => 11080135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Methods and apparatus to perform error detection and/or correction in a memory device
[patent_app_type] => utility
[patent_app_number] => 16/617411
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 14584
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16617411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/617411 | Methods and apparatus to perform error detection and/or correction in a memory device | Jun 26, 2017 | Issued |
Array
(
[id] => 15638679
[patent_doc_number] => 10592333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Dual-mode error-correction code/write-once memory codec
[patent_app_type] => utility
[patent_app_number] => 15/633835
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5221
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15633835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/633835 | Dual-mode error-correction code/write-once memory codec | Jun 26, 2017 | Issued |
Array
(
[id] => 15121075
[patent_doc_number] => 20190347171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => METHODS, SYSTEMS AND APPARATUS TO DYNAMICALLY FACILITATE BOUNDARYLESS, HIGH AVAILABILITY M..N WORKING CONFIGURATION MANAGEMENT WITH SUPPLEMENTAL RESOURCE
[patent_app_type] => utility
[patent_app_number] => 16/312335
[patent_app_country] => US
[patent_app_date] => 2017-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -36
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16312335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/312335 | Methods, systems and apparatus to dynamically facilitate boundaryless, high availability M..N working configuration management with supplemental resource | Jun 22, 2017 | Issued |