Elli Peselev
Examiner (ID: 14966)
Most Active Art Unit | 1623 |
Art Unit(s) | 1673, 2899, 1623, 1621, 1203, 1803, 1211, 1802 |
Total Applications | 2819 |
Issued Applications | 1823 |
Pending Applications | 143 |
Abandoned Applications | 853 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11332965
[patent_doc_number] => 09524211
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-12-20
[patent_title] => 'Codeword management'
[patent_app_type] => utility
[patent_app_number] => 14/547008
[patent_app_country] => US
[patent_app_date] => 2014-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7039
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14547008
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/547008 | Codeword management | Nov 17, 2014 | Issued |
Array
(
[id] => 12194634
[patent_doc_number] => 09898364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Method and system for dynamic word line based configuration of a three-dimensional memory device'
[patent_app_type] => utility
[patent_app_number] => 14/543813
[patent_app_country] => US
[patent_app_date] => 2014-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 21629
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14543813
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/543813 | Method and system for dynamic word line based configuration of a three-dimensional memory device | Nov 16, 2014 | Issued |
Array
(
[id] => 10258196
[patent_doc_number] => 20150143193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'INFORMATION PROCESSING APPARATUS, CONTROL METHOD FOR THE SAME AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 14/543249
[patent_app_country] => US
[patent_app_date] => 2014-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7544
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14543249
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/543249 | Information processing apparatus, control method for the same and storage medium | Nov 16, 2014 | Issued |
Array
(
[id] => 11891689
[patent_doc_number] => 09762262
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Hardware-efficient syndrome extraction for entangled quantum states'
[patent_app_type] => utility
[patent_app_number] => 14/541779
[patent_app_country] => US
[patent_app_date] => 2014-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10710
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14541779
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/541779 | Hardware-efficient syndrome extraction for entangled quantum states | Nov 13, 2014 | Issued |
Array
(
[id] => 10236181
[patent_doc_number] => 20150121176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'TRANSMITTING APPARATUS AND SIGNAL PROCESSING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/527953
[patent_app_country] => US
[patent_app_date] => 2014-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 60248
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14527953
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/527953 | Transmitting apparatus and signal processing method thereof | Oct 29, 2014 | Issued |
Array
(
[id] => 10093756
[patent_doc_number] => 09130594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Continuously interleaved error correction'
[patent_app_type] => utility
[patent_app_number] => 14/526148
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4347
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526148
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526148 | Continuously interleaved error correction | Oct 27, 2014 | Issued |
Array
(
[id] => 10708907
[patent_doc_number] => 20160055054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'Data Reconstruction in Distributed Data Storage System with Key-Based Addressing'
[patent_app_type] => utility
[patent_app_number] => 14/520610
[patent_app_country] => US
[patent_app_date] => 2014-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9906
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14520610
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/520610 | Data reconstruction in distributed data storage system with key-based addressing | Oct 21, 2014 | Issued |
Array
(
[id] => 9897212
[patent_doc_number] => 20150052411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-19
[patent_title] => 'APPARATUS FOR AT-SPEED TESTING, IN INTER-DOMAIN MODE, OF A MULTI-CLOCK-DOMAIN DIGITAL INTEGRATED CIRCUIT ACCORDING TO BIST OR SCAN TECHNIQUES'
[patent_app_type] => utility
[patent_app_number] => 14/496196
[patent_app_country] => US
[patent_app_date] => 2014-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6518
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14496196
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/496196 | Apparatus for at-speed testing, in inter-domain mode, of a multi-clock-domain digital integrated circuit according to BIST or SCAN techniques | Sep 24, 2014 | Issued |
Array
(
[id] => 9800854
[patent_doc_number] => 20150012797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'STORING DATA IN A DISTRIBUTED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 14/492602
[patent_app_country] => US
[patent_app_date] => 2014-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 79
[patent_figures_cnt] => 79
[patent_no_of_words] => 61302
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14492602
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/492602 | Storing data in a distributed storage network | Sep 21, 2014 | Issued |
Array
(
[id] => 9795048
[patent_doc_number] => 20150006992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'METHOD AND DECODER FOR PROCESSING DECODING'
[patent_app_type] => utility
[patent_app_number] => 14/488168
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10398
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488168
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488168 | Method and decoder for processing decoding | Sep 15, 2014 | Issued |
Array
(
[id] => 9795046
[patent_doc_number] => 20150006989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'PARITY CHECK MATRIX CREATION METHOD, ENCODING APPARATUS, AND RECORDING/REPRODUCTION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/487679
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 58
[patent_no_of_words] => 13464
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487679
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487679 | Parity check matrix creation method, encoding apparatus, and recording/reproduction apparatus | Sep 15, 2014 | Issued |
Array
(
[id] => 10517805
[patent_doc_number] => 09244854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-26
[patent_title] => 'Transparent code patching including updating of address translation structures'
[patent_app_type] => utility
[patent_app_number] => 14/484465
[patent_app_country] => US
[patent_app_date] => 2014-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 34
[patent_no_of_words] => 23818
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14484465
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/484465 | Transparent code patching including updating of address translation structures | Sep 11, 2014 | Issued |
Array
(
[id] => 10716687
[patent_doc_number] => 20160062834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'HIERARCHICAL DATA STORAGE ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 14/481311
[patent_app_country] => US
[patent_app_date] => 2014-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 20358
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14481311
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/481311 | Hierarchical data storage architecture | Sep 8, 2014 | Issued |
Array
(
[id] => 10708773
[patent_doc_number] => 20160054920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'Distributed Data Storage System with Key-Based Addressing'
[patent_app_type] => utility
[patent_app_number] => 14/464733
[patent_app_country] => US
[patent_app_date] => 2014-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9772
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14464733
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/464733 | Distributed data storage system with key-based addressing | Aug 20, 2014 | Issued |
Array
(
[id] => 10956367
[patent_doc_number] => 20140359389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'APPARATUS, METHOD AND COMPUTER PROGRAM PRODUCT FOR ERROR CORRECTION IN VARIABLY RELIABLE AND/OR HIERARCHICAL NETWORKS'
[patent_app_type] => utility
[patent_app_number] => 14/463810
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 18874
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463810
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463810 | Apparatus, method and computer program product for error correction in variably reliable and/or hierarchical networks | Aug 19, 2014 | Issued |
Array
(
[id] => 10624235
[patent_doc_number] => 09343183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-17
[patent_title] => 'Memory device retention mode based on error information'
[patent_app_type] => utility
[patent_app_number] => 14/463674
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8342
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463674
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463674 | Memory device retention mode based on error information | Aug 19, 2014 | Issued |
Array
(
[id] => 10408166
[patent_doc_number] => 20150293175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'METHOD AND APPARATUS FOR PERFORMING DE-SKEW CONTROL'
[patent_app_type] => utility
[patent_app_number] => 14/460349
[patent_app_country] => US
[patent_app_date] => 2014-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7569
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14460349
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/460349 | Method and apparatus for performing de-skew control | Aug 13, 2014 | Issued |
Array
(
[id] => 10703816
[patent_doc_number] => 20160049964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-18
[patent_title] => 'NOVEL FORWARD ERROR CORRECTION ARCHITECTURE AND IMPLEMENTATION FOR POWER/SPACE EFFICIENT TRANSMISSION SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 14/459000
[patent_app_country] => US
[patent_app_date] => 2014-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5480
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14459000
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/459000 | Forward error correction architecture and implementation for power/space efficient transmission systems | Aug 12, 2014 | Issued |
Array
(
[id] => 10944741
[patent_doc_number] => 20140347762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'COMBINED SOFT DETECTION/SOFT DECODING IN TAPE DRIVE STORAGE CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/455816
[patent_app_country] => US
[patent_app_date] => 2014-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10408
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14455816
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/455816 | Combined soft detection/soft decoding in tape drive storage channels | Aug 7, 2014 | Issued |
Array
(
[id] => 10695722
[patent_doc_number] => 20160041868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-11
[patent_title] => 'Data Rebuild on Feedback from a Queue in a Non-Volatile Solid-State Storage'
[patent_app_type] => utility
[patent_app_number] => 14/454503
[patent_app_country] => US
[patent_app_date] => 2014-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454503
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454503 | Data rebuild on feedback from a queue in a non-volatile solid-state storage | Aug 6, 2014 | Issued |