Elli Peselev
Examiner (ID: 14966)
Most Active Art Unit | 1623 |
Art Unit(s) | 1673, 2899, 1623, 1621, 1203, 1803, 1211, 1802 |
Total Applications | 2819 |
Issued Applications | 1823 |
Pending Applications | 143 |
Abandoned Applications | 853 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 8349266
[patent_doc_number] => 20120210191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'ERROR CORRECTING DECODER AND RECEIVING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/231074
[patent_app_country] => US
[patent_app_date] => 2011-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6356
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13231074
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/231074 | Error correcting decoder and receiving system | Sep 12, 2011 | Issued |
Array
(
[id] => 8395676
[patent_doc_number] => 20120233515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'ELECTRONIC APPARATUS, METHOD OF CORRECTING DETECTION DATA, AND SENSOR UNIT'
[patent_app_type] => utility
[patent_app_number] => 13/229792
[patent_app_country] => US
[patent_app_date] => 2011-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7260
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13229792
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/229792 | Electronic apparatus, method of correcting detection data, and sensor unit | Sep 11, 2011 | Issued |
Array
(
[id] => 9326287
[patent_doc_number] => 08661324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Systems and methods for non-binary decoding biasing control'
[patent_app_type] => utility
[patent_app_number] => 13/227538
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 9719
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227538
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227538 | Systems and methods for non-binary decoding biasing control | Sep 7, 2011 | Issued |
Array
(
[id] => 8710001
[patent_doc_number] => 20130067290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'INTEGRATED CIRCUIT WITH TRANSITION CONTROL CIRCUITRY FOR LIMITING SCAN TEST SIGNAL TRANSITIONS DURING SCAN TESTING'
[patent_app_type] => utility
[patent_app_number] => 13/228097
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7454
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13228097
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/228097 | Integrated circuit with transition control circuitry for limiting scan test signal transitions during scan testing | Sep 7, 2011 | Issued |
Array
(
[id] => 9348214
[patent_doc_number] => 08667377
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-03-04
[patent_title] => 'Circuit and method for parallel decoding'
[patent_app_type] => utility
[patent_app_number] => 13/228385
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 6601
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13228385
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/228385 | Circuit and method for parallel decoding | Sep 7, 2011 | Issued |
Array
(
[id] => 8639645
[patent_doc_number] => 20130031448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'METHOD OF ERROR DETECTION FOR WIRELESS TRANSMISSION'
[patent_app_type] => utility
[patent_app_number] => 13/225575
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1867
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13225575
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225575 | Method of error detection for wireless transmission | Sep 5, 2011 | Issued |
Array
(
[id] => 9289444
[patent_doc_number] => 08645802
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-04
[patent_title] => 'Error correction decoder and storage apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/225759
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8096
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13225759
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225759 | Error correction decoder and storage apparatus | Sep 5, 2011 | Issued |
Array
(
[id] => 9302214
[patent_doc_number] => 08650457
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-02-11
[patent_title] => 'Methods and systems for reconfigurable LDPC decoders'
[patent_app_type] => utility
[patent_app_number] => 13/224690
[patent_app_country] => US
[patent_app_date] => 2011-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5596
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13224690
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/224690 | Methods and systems for reconfigurable LDPC decoders | Sep 1, 2011 | Issued |
Array
(
[id] => 9315016
[patent_doc_number] => 08656251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-18
[patent_title] => 'Simultaneous data transfer and error control to reduce latency and improve throughput to a host'
[patent_app_type] => utility
[patent_app_number] => 13/224714
[patent_app_country] => US
[patent_app_date] => 2011-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4071
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13224714
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/224714 | Simultaneous data transfer and error control to reduce latency and improve throughput to a host | Sep 1, 2011 | Issued |
Array
(
[id] => 9302221
[patent_doc_number] => 08650464
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-02-11
[patent_title] => 'Symmetric diagonal interleaving and encoding/decoding circuit and method'
[patent_app_type] => utility
[patent_app_number] => 13/225337
[patent_app_country] => US
[patent_app_date] => 2011-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 17595
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13225337
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225337 | Symmetric diagonal interleaving and encoding/decoding circuit and method | Sep 1, 2011 | Issued |
Array
(
[id] => 9156849
[patent_doc_number] => 08589763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Cache memory system'
[patent_app_type] => utility
[patent_app_number] => 13/223996
[patent_app_country] => US
[patent_app_date] => 2011-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 7293
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13223996
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/223996 | Cache memory system | Aug 31, 2011 | Issued |
Array
(
[id] => 9251902
[patent_doc_number] => 08615693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-24
[patent_title] => 'Scan test circuitry comprising scan cells with multiple scan inputs'
[patent_app_type] => utility
[patent_app_number] => 13/222663
[patent_app_country] => US
[patent_app_date] => 2011-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6452
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13222663
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/222663 | Scan test circuitry comprising scan cells with multiple scan inputs | Aug 30, 2011 | Issued |
Array
(
[id] => 7665080
[patent_doc_number] => 20110314349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'DATA TRANSMITTING AND RECEIVING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/221418
[patent_app_country] => US
[patent_app_date] => 2011-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5544
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13221418
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/221418 | Data transmitting and receiving system | Aug 29, 2011 | Issued |
Array
(
[id] => 7793031
[patent_doc_number] => 20120054587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'GUARD INTERVAL SIGNALING FOR DATA SYMBOL NUMBER DETERMINATION'
[patent_app_type] => utility
[patent_app_number] => 13/221604
[patent_app_country] => US
[patent_app_date] => 2011-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7774
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20120054587.pdf
[firstpage_image] =>[orig_patent_app_number] => 13221604
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/221604 | Guard interval signaling for data symbol number determination | Aug 29, 2011 | Issued |
Array
(
[id] => 8343183
[patent_doc_number] => 08245119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-14
[patent_title] => 'Source-channel approach to channel coding with side information'
[patent_app_type] => utility
[patent_app_number] => 13/220574
[patent_app_country] => US
[patent_app_date] => 2011-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 15768
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13220574
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/220574 | Source-channel approach to channel coding with side information | Aug 28, 2011 | Issued |
Array
(
[id] => 9302213
[patent_doc_number] => 08650456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Decoder based data recovery'
[patent_app_type] => utility
[patent_app_number] => 13/219818
[patent_app_country] => US
[patent_app_date] => 2011-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13219818
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/219818 | Decoder based data recovery | Aug 28, 2011 | Issued |
Array
(
[id] => 8686727
[patent_doc_number] => 20130055011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-28
[patent_title] => 'CACHE TAG ARRAY WITH HARD ERROR PROOFING'
[patent_app_type] => utility
[patent_app_number] => 13/216829
[patent_app_country] => US
[patent_app_date] => 2011-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2741
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13216829
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/216829 | Cache tag array with hard error proofing | Aug 23, 2011 | Issued |
Array
(
[id] => 8686768
[patent_doc_number] => 20130055053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-28
[patent_title] => 'END-TO-END DATA PROTECTION SUPPORTING MULTIPLE CRC ALGORITHMS'
[patent_app_type] => utility
[patent_app_number] => 13/215445
[patent_app_country] => US
[patent_app_date] => 2011-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5576
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13215445
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/215445 | END-TO-END DATA PROTECTION SUPPORTING MULTIPLE CRC ALGORITHMS | Aug 22, 2011 | Abandoned |
Array
(
[id] => 9248541
[patent_doc_number] => 08612843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-17
[patent_title] => 'Systems and methods for qualitative media defect determination'
[patent_app_type] => utility
[patent_app_number] => 13/213789
[patent_app_country] => US
[patent_app_date] => 2011-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13213789
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/213789 | Systems and methods for qualitative media defect determination | Aug 18, 2011 | Issued |
Array
(
[id] => 9169901
[patent_doc_number] => 08595594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-26
[patent_title] => 'Data processing method, memory controller, and memory storage device'
[patent_app_type] => utility
[patent_app_number] => 13/212218
[patent_app_country] => US
[patent_app_date] => 2011-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6274
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13212218
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/212218 | Data processing method, memory controller, and memory storage device | Aug 17, 2011 | Issued |