Elli Peselev

Array ( [id] => 6661168 [patent_doc_number] => 20030135812 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-17 [patent_title] => 'Signal evaluation apparatus and signal evaluation method' [patent_app_type] => new [patent_app_number] => 10/307610 [patent_app_country] => US [patent_app_date] => 2002-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6368 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20030135812.pdf [firstpage_image] =>[orig_patent_app_number] => 10307610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 873811 [patent_doc_number] => 07366970 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-29 [patent_title] => 'Method and test device for detecting addressing errors in control units' [patent_app_type] => utility [patent_app_number] => 10/497351 [patent_app_country] => US [patent_app_date] => 2002-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 937 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/366/07366970.pdf [firstpage_image] =>[orig_patent_app_number] => 10497351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6767000 [patent_doc_number] => 20030101400 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Bus system and retry method' [patent_app_type] => new [patent_app_number] => 10/306685 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 14515 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20030101400.pdf [firstpage_image] =>[orig_patent_app_number] => 10306685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6655344 [patent_doc_number] => 20030105890 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-05 [patent_title] => 'Information terminal device' [patent_app_type] => new [patent_app_number] => 10/305088 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10683 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20030105890.pdf [firstpage_image] =>[orig_patent_app_number] => 10305088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 444558 [patent_doc_number] => 07260764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-21 [patent_title] => 'Multi-channel transmission and reception with block coding in a communication system' [patent_app_type] => utility [patent_app_number] => 10/306240 [patent_app_country] => US [patent_app_date] => 2002-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8474 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/260/07260764.pdf [firstpage_image] =>[orig_patent_app_number] => 10306240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7474323 [patent_doc_number] => 20040103255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-27 [patent_title] => 'Memory sub-array selection monitoring' [patent_app_type] => new [patent_app_number] => 10/303937 [patent_app_country] => US [patent_app_date] => 2002-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7782 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20040103255.pdf [firstpage_image] =>[orig_patent_app_number] => 10303937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6655780 [patent_doc_number] => 20030106013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-05 [patent_title] => 'Architecture for multi-symbol encoding and decoding' [patent_app_type] => new [patent_app_number] => 10/301174 [patent_app_country] => US [patent_app_date] => 2002-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2769 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20030106013.pdf [firstpage_image] =>[orig_patent_app_number] => 10301174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6771384 [patent_doc_number] => 20030217324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-20 [patent_title] => 'System and method for communicating between a number of elements and a method for configuring and testing the system' [patent_app_type] => new [patent_app_number] => 10/289227 [patent_app_country] => US [patent_app_date] => 2002-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 13078 [patent_no_of_claims] => 79 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20030217324.pdf [firstpage_image] =>[orig_patent_app_number] => 10289227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 619872 [patent_doc_number] => 07146556 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-05 [patent_title] => 'Structured data communication with backwards compatibility' [patent_app_type] => utility [patent_app_number] => 10/286336 [patent_app_country] => US [patent_app_date] => 2002-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4346 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/146/07146556.pdf [firstpage_image] =>[orig_patent_app_number] => 10286336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 702348 [patent_doc_number] => 07073102 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Reconfiguration device for faulty memory' [patent_app_type] => utility [patent_app_number] => 10/286686 [patent_app_country] => US [patent_app_date] => 2002-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 11856 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/073/07073102.pdf [firstpage_image] =>[orig_patent_app_number] => 10286686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6766990 [patent_doc_number] => 20030101390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Background block erase check for flash memories' [patent_app_type] => new [patent_app_number] => 10/286450 [patent_app_country] => US [patent_app_date] => 2002-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2735 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20030101390.pdf [firstpage_image] =>[orig_patent_app_number] => 10286450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6857795 [patent_doc_number] => 20030131296 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-10 [patent_title] => 'Wrapped core linking module for accessing system on chip test' [patent_app_type] => new [patent_app_number] => 10/284123 [patent_app_country] => US [patent_app_date] => 2002-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4997 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20030131296.pdf [firstpage_image] =>[orig_patent_app_number] => 10284123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 462565 [patent_doc_number] => 07246290 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-07-17 [patent_title] => 'Determining the health of a desired node in a multi-level system' [patent_app_type] => utility [patent_app_number] => 10/284640 [patent_app_country] => US [patent_app_date] => 2002-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4932 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/246/07246290.pdf [firstpage_image] =>[orig_patent_app_number] => 10284640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6766986 [patent_doc_number] => 20030101386 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Method for detecting errors in a real-time data entity comprising at least two bit protions having different relevance and corresponding receiver' [patent_app_type] => new [patent_app_number] => 10/283056 [patent_app_country] => US [patent_app_date] => 2002-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2983 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20030101386.pdf [firstpage_image] =>[orig_patent_app_number] => 10283056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 749630 [patent_doc_number] => 07032146 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-18 [patent_title] => 'Boundary scan apparatus and interconnect test method' [patent_app_type] => utility [patent_app_number] => 10/282825 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2335 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/032/07032146.pdf [firstpage_image] =>[orig_patent_app_number] => 10282825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6764594 [patent_doc_number] => 20030098992 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Data transmitting/receiving system and method thereof' [patent_app_type] => new [patent_app_number] => 10/282228 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9599 [patent_no_of_claims] => 91 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20030098992.pdf [firstpage_image] =>[orig_patent_app_number] => 10282228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6860090 [patent_doc_number] => 20030091098 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-15 [patent_title] => 'Partially filling block interleaver for a communication system' [patent_app_type] => new [patent_app_number] => 10/281290 [patent_app_country] => US [patent_app_date] => 2002-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5512 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20030091098.pdf [firstpage_image] =>[orig_patent_app_number] => 10281290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6650172 [patent_doc_number] => 20030104788 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-05 [patent_title] => 'Decoding architecture for low density parity check codes' [patent_app_type] => new [patent_app_number] => 10/234059 [patent_app_country] => US [patent_app_date] => 2002-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8388 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20030104788.pdf [firstpage_image] =>[orig_patent_app_number] => 10234059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 767852 [patent_doc_number] => 07009584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-07 [patent_title] => 'Method of driving a plasma display panel' [patent_app_type] => utility [patent_app_number] => 10/219659 [patent_app_country] => US [patent_app_date] => 2002-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 4905 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/009/07009584.pdf [firstpage_image] =>[orig_patent_app_number] => 10219659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7616428 [patent_doc_number] => 06947016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-20 [patent_title] => 'Method and apparatus for driving plasma display panel operating with middle discharge mode in reset period' [patent_app_type] => utility [patent_app_number] => 10/217808 [patent_app_country] => US [patent_app_date] => 2002-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 8223 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/947/06947016.pdf [firstpage_image] =>[orig_patent_app_number] => 10217808 [rel_patent_id] =>[rel_patent_doc_number] =>)