Elly Gerald Stoica
Examiner (ID: 13856, Phone: (571)272-9941 , Office: P/1647 )
Most Active Art Unit | 1647 |
Art Unit(s) | 1647, 1646 |
Total Applications | 1381 |
Issued Applications | 805 |
Pending Applications | 99 |
Abandoned Applications | 477 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1025015
[patent_doc_number] => 06889349
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-03
[patent_title] => 'Digital event sampling circuit and method'
[patent_app_type] => utility
[patent_app_number] => 09/934891
[patent_app_country] => US
[patent_app_date] => 2001-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7851
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/889/06889349.pdf
[firstpage_image] =>[orig_patent_app_number] => 09934891
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/934891 | Digital event sampling circuit and method | Aug 21, 2001 | Issued |
Array
(
[id] => 6752116
[patent_doc_number] => 20030046637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-06
[patent_title] => 'Even-load software reed-solomon decoder'
[patent_app_type] => new
[patent_app_number] => 09/935166
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4641
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20030046637.pdf
[firstpage_image] =>[orig_patent_app_number] => 09935166
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/935166 | Even-load software Reed-Solomon decoder | Aug 20, 2001 | Issued |
Array
(
[id] => 6484629
[patent_doc_number] => 20020023247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'System for transmitting information codes with multi-level modulation scheme and a modulation apparatus'
[patent_app_type] => new
[patent_app_number] => 09/930230
[patent_app_country] => US
[patent_app_date] => 2001-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 11876
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20020023247.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930230
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930230 | System for transmitting information codes with multi-level modulation scheme and a modulation apparatus | Aug 15, 2001 | Abandoned |
Array
(
[id] => 702382
[patent_doc_number] => 07073113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-04
[patent_title] => 'Adaptive sigma-delta modulation with improved dynamic range'
[patent_app_type] => utility
[patent_app_number] => 10/332750
[patent_app_country] => US
[patent_app_date] => 2001-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3148
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/073/07073113.pdf
[firstpage_image] =>[orig_patent_app_number] => 10332750
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/332750 | Adaptive sigma-delta modulation with improved dynamic range | Jul 12, 2001 | Issued |
Array
(
[id] => 7390137
[patent_doc_number] => 20040017303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'Counter arrangement with recover function'
[patent_app_type] => new
[patent_app_number] => 09/853260
[patent_app_country] => US
[patent_app_date] => 2001-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5661
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20040017303.pdf
[firstpage_image] =>[orig_patent_app_number] => 09853260
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/853260 | Counter arrangement with recover function | May 10, 2001 | Abandoned |
Array
(
[id] => 6051661
[patent_doc_number] => 20020170015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'System and method for performing backward error recovery in a computer'
[patent_app_type] => new
[patent_app_number] => 09/853955
[patent_app_country] => US
[patent_app_date] => 2001-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 16167
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20020170015.pdf
[firstpage_image] =>[orig_patent_app_number] => 09853955
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/853955 | System and method for performing backward error recovery in a computer | May 9, 2001 | Issued |
Array
(
[id] => 599047
[patent_doc_number] => 07447982
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-11-04
[patent_title] => 'BCH forward error correction decoder'
[patent_app_type] => utility
[patent_app_number] => 09/822950
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 14716
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/447/07447982.pdf
[firstpage_image] =>[orig_patent_app_number] => 09822950
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/822950 | BCH forward error correction decoder | Mar 29, 2001 | Issued |
Array
(
[id] => 6648192
[patent_doc_number] => 20030212933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-13
[patent_title] => 'Systems and methods for testing a memory'
[patent_app_type] => new
[patent_app_number] => 09/817370
[patent_app_country] => US
[patent_app_date] => 2001-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3347
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20030212933.pdf
[firstpage_image] =>[orig_patent_app_number] => 09817370
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/817370 | Systems and methods for testing a memory | Mar 26, 2001 | Issued |
Array
(
[id] => 6896760
[patent_doc_number] => 20010027550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-04
[patent_title] => 'CD-ROM decoder'
[patent_app_type] => new
[patent_app_number] => 09/818048
[patent_app_country] => US
[patent_app_date] => 2001-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5892
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20010027550.pdf
[firstpage_image] =>[orig_patent_app_number] => 09818048
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/818048 | CD-ROM decoder | Mar 26, 2001 | Abandoned |
Array
(
[id] => 7095188
[patent_doc_number] => 20010034871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-25
[patent_title] => 'Decoding apparatus and decoding method'
[patent_app_type] => new
[patent_app_number] => 09/816165
[patent_app_country] => US
[patent_app_date] => 2001-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8896
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20010034871.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816165
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816165 | Decoding apparatus and decoding method | Mar 25, 2001 | Issued |
Array
(
[id] => 5953066
[patent_doc_number] => 20020007474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-17
[patent_title] => 'Turbo-code decoding unit and turbo-code encoding/decoding unit'
[patent_app_type] => new
[patent_app_number] => 09/816074
[patent_app_country] => US
[patent_app_date] => 2001-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 16988
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20020007474.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816074
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816074 | Turbo-code decoding unit and turbo-code encoding/decoding unit | Mar 25, 2001 | Abandoned |
Array
(
[id] => 7599932
[patent_doc_number] => 07386781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-10
[patent_title] => 'Method and apparatus for increasing the effective range of a communication link in a wireless communication system'
[patent_app_type] => utility
[patent_app_number] => 09/817731
[patent_app_country] => US
[patent_app_date] => 2001-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 8802
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/386/07386781.pdf
[firstpage_image] =>[orig_patent_app_number] => 09817731
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/817731 | Method and apparatus for increasing the effective range of a communication link in a wireless communication system | Mar 25, 2001 | Issued |
Array
(
[id] => 1021046
[patent_doc_number] => 06892343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-10
[patent_title] => 'System and method for joint source-channel encoding, with symbol decoding and error correction'
[patent_app_type] => utility
[patent_app_number] => 09/816398
[patent_app_country] => US
[patent_app_date] => 2001-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 11388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/892/06892343.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816398
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816398 | System and method for joint source-channel encoding, with symbol decoding and error correction | Mar 23, 2001 | Issued |
Array
(
[id] => 609643
[patent_doc_number] => 07155659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-26
[patent_title] => 'Error detection and correction circuit'
[patent_app_type] => utility
[patent_app_number] => 09/816644
[patent_app_country] => US
[patent_app_date] => 2001-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3002
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/155/07155659.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816644
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816644 | Error detection and correction circuit | Mar 22, 2001 | Issued |
Array
(
[id] => 6562557
[patent_doc_number] => 20020138796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Intelligent performance monitoring in optical networks using FEC statistics'
[patent_app_type] => new
[patent_app_number] => 09/815491
[patent_app_country] => US
[patent_app_date] => 2001-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4557
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20020138796.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815491
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815491 | Intelligent performance monitoring in optical networks using FEC statistics | Mar 22, 2001 | Abandoned |
Array
(
[id] => 6988819
[patent_doc_number] => 20010037481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-01
[patent_title] => 'CRC code calculation circuit and CRC code calculation method'
[patent_app_type] => new
[patent_app_number] => 09/816513
[patent_app_country] => US
[patent_app_date] => 2001-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3910
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20010037481.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816513
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816513 | CRC code calculation circuit and CRC code calculation method | Mar 22, 2001 | Issued |
Array
(
[id] => 1177970
[patent_doc_number] => 06760873
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-06
[patent_title] => 'Built-in self test for speed and timing margin for a source synchronous IO interface'
[patent_app_type] => B1
[patent_app_number] => 09/815519
[patent_app_country] => US
[patent_app_date] => 2001-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 6554
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/760/06760873.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815519
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815519 | Built-in self test for speed and timing margin for a source synchronous IO interface | Mar 22, 2001 | Issued |
Array
(
[id] => 1066852
[patent_doc_number] => 06851077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Semiconductor component for controlling power semiconductor switches'
[patent_app_type] => utility
[patent_app_number] => 09/815165
[patent_app_country] => US
[patent_app_date] => 2001-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3435
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/851/06851077.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815165
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815165 | Semiconductor component for controlling power semiconductor switches | Mar 21, 2001 | Issued |
Array
(
[id] => 563105
[patent_doc_number] => 07165202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-16
[patent_title] => 'Method and apparatus to perform customized error handling'
[patent_app_type] => utility
[patent_app_number] => 09/815441
[patent_app_country] => US
[patent_app_date] => 2001-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3957
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/165/07165202.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815441
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815441 | Method and apparatus to perform customized error handling | Mar 21, 2001 | Issued |
09/787238 | Branch metric operation device and viterbi decoding device | Mar 15, 2001 | Abandoned |