Emmanuel E. Duke

Array ( [id] => 4309532 [patent_doc_number] => 06188106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'MOSFET having a highly doped channel liner and a dopant seal to provide enhanced device properties' [patent_app_type] => 1 [patent_app_number] => 9/146410 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 4932 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188106.pdf [firstpage_image] =>[orig_patent_app_number] => 146410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4161551 [patent_doc_number] => 06104068 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Structure and method for improved signal processing' [patent_app_type] => 1 [patent_app_number] => 9/145100 [patent_app_country] => US [patent_app_date] => 1998-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3938 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104068.pdf [firstpage_image] =>[orig_patent_app_number] => 145100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4104887 [patent_doc_number] => 06066862 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'High brightness light emitting diode' [patent_app_type] => 1 [patent_app_number] => 9/144357 [patent_app_country] => US [patent_app_date] => 1998-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2428 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/066/06066862.pdf [firstpage_image] =>[orig_patent_app_number] => 144357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4140391 [patent_doc_number] => 06015979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-18 [patent_title] => 'Nitride-based semiconductor element and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/143560 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 26 [patent_no_of_words] => 18125 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/015/06015979.pdf [firstpage_image] =>[orig_patent_app_number] => 143560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336575 [patent_doc_number] => 06313493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Semiconductor device and method for fabricating the same, memory core chip and memory peripheral circuit chip' [patent_app_type] => 1 [patent_app_number] => 9/140150 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 33 [patent_no_of_words] => 14509 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/313/06313493.pdf [firstpage_image] =>[orig_patent_app_number] => 140150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1571123 [patent_doc_number] => 06498361 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-24 [patent_title] => 'Design information memory for configurable integrated circuits' [patent_app_type] => B1 [patent_app_number] => 09/140087 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2360 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/498/06498361.pdf [firstpage_image] =>[orig_patent_app_number] => 09140087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4089317 [patent_doc_number] => 06163039 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Triangular-barrier optoelectronic switch' [patent_app_type] => 1 [patent_app_number] => 9/135600 [patent_app_country] => US [patent_app_date] => 1998-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1518 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163039.pdf [firstpage_image] =>[orig_patent_app_number] => 135600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495442 [patent_doc_number] => 06342709 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Insulated gate semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/117997 [patent_app_country] => US [patent_app_date] => 1998-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 12013 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342709.pdf [firstpage_image] =>[orig_patent_app_number] => 09117997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363381 [patent_doc_number] => 06169298 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Semiconductor light emitting device with conductive window layer' [patent_app_type] => 1 [patent_app_number] => 9/131727 [patent_app_country] => US [patent_app_date] => 1998-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2029 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169298.pdf [firstpage_image] =>[orig_patent_app_number] => 131727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243885 [patent_doc_number] => 06081012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/130477 [patent_app_country] => US [patent_app_date] => 1998-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 1931 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081012.pdf [firstpage_image] =>[orig_patent_app_number] => 130477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4158738 [patent_doc_number] => 06124605 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Insulated gate bipolar transistor with latch-up protection' [patent_app_type] => 1 [patent_app_number] => 9/129997 [patent_app_country] => US [patent_app_date] => 1998-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2992 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/124/06124605.pdf [firstpage_image] =>[orig_patent_app_number] => 129997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4361197 [patent_doc_number] => 06201286 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Multilayer wiring substrate for hybrid integrated circuit and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/128670 [patent_app_country] => US [patent_app_date] => 1998-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4777 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201286.pdf [firstpage_image] =>[orig_patent_app_number] => 128670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137068 [patent_doc_number] => 06034407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Multi-spectral planar photodiode infrared radiation detector pixels' [patent_app_type] => 1 [patent_app_number] => 9/127437 [patent_app_country] => US [patent_app_date] => 1998-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4099 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034407.pdf [firstpage_image] =>[orig_patent_app_number] => 127437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422317 [patent_doc_number] => 06194737 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Phase-locked circuit device using a single-electron tunneling junction element and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/124917 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 5664 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194737.pdf [firstpage_image] =>[orig_patent_app_number] => 124917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411520 [patent_doc_number] => 06172379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Method for optimizing QWIP grating depth' [patent_app_type] => 1 [patent_app_number] => 9/123487 [patent_app_country] => US [patent_app_date] => 1998-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3341 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172379.pdf [firstpage_image] =>[orig_patent_app_number] => 123487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4094515 [patent_doc_number] => 06133591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Silicon-on-insulator (SOI) hybrid transistor device structure' [patent_app_type] => 1 [patent_app_number] => 9/122407 [patent_app_country] => US [patent_app_date] => 1998-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2420 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133591.pdf [firstpage_image] =>[orig_patent_app_number] => 122407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147940 [patent_doc_number] => 06031268 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Complementary semiconductor device and method for producing the same' [patent_app_type] => 1 [patent_app_number] => 9/121350 [patent_app_country] => US [patent_app_date] => 1998-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 23 [patent_no_of_words] => 19428 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 354 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/031/06031268.pdf [firstpage_image] =>[orig_patent_app_number] => 121350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222369 [patent_doc_number] => 06087679 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Semiconductor thin film and semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/120290 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 57 [patent_no_of_words] => 14955 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087679.pdf [firstpage_image] =>[orig_patent_app_number] => 120290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070458 [patent_doc_number] => 06008516 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Non-volatile flash layout' [patent_app_type] => 1 [patent_app_number] => 9/120837 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2507 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/008/06008516.pdf [firstpage_image] =>[orig_patent_app_number] => 120837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953870 [patent_doc_number] => 05977601 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Method for etching memory gate stack using thin resist layer' [patent_app_type] => 1 [patent_app_number] => 9/118377 [patent_app_country] => US [patent_app_date] => 1998-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2931 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/977/05977601.pdf [firstpage_image] =>[orig_patent_app_number] => 118377 [rel_patent_id] =>[rel_patent_doc_number] =>)