
Emmanuel E. Duke
Examiner (ID: 787, Phone: (571)270-5290 , Office: P/3744 )
| Most Active Art Unit | 3763 |
| Art Unit(s) | 3763, 3744, 3784 |
| Total Applications | 1762 |
| Issued Applications | 1322 |
| Pending Applications | 79 |
| Abandoned Applications | 388 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3654292
[patent_doc_number] => 05606192
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-25
[patent_title] => 'Semiconductor integrated circuits having bipolar transistors and LDD-structured MOSFET'
[patent_app_type] => 1
[patent_app_number] => 8/662525
[patent_app_country] => US
[patent_app_date] => 1996-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2227
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/606/05606192.pdf
[firstpage_image] =>[orig_patent_app_number] => 662525
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/662525 | Semiconductor integrated circuits having bipolar transistors and LDD-structured MOSFET | Jun 12, 1996 | Issued |
Array
(
[id] => 3794556
[patent_doc_number] => 05841173
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'MOS semiconductor device with excellent drain current'
[patent_app_type] => 1
[patent_app_number] => 8/664957
[patent_app_country] => US
[patent_app_date] => 1996-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 22
[patent_no_of_words] => 8418
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/841/05841173.pdf
[firstpage_image] =>[orig_patent_app_number] => 664957
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/664957 | MOS semiconductor device with excellent drain current | Jun 12, 1996 | Issued |
| 08/662951 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF FABRICATING THE SAME | Jun 12, 1996 | Abandoned |
Array
(
[id] => 3698519
[patent_doc_number] => 05661327
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-26
[patent_title] => 'Transistor structure and method for fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/665048
[patent_app_country] => US
[patent_app_date] => 1996-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 1554
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/661/05661327.pdf
[firstpage_image] =>[orig_patent_app_number] => 665048
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/665048 | Transistor structure and method for fabricating the same | Jun 11, 1996 | Issued |
Array
(
[id] => 3698507
[patent_doc_number] => 05679969
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-21
[patent_title] => 'Ferroelectric based capacitor for use in memory systems and method for fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/661597
[patent_app_country] => US
[patent_app_date] => 1996-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3494
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/679/05679969.pdf
[firstpage_image] =>[orig_patent_app_number] => 661597
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/661597 | Ferroelectric based capacitor for use in memory systems and method for fabricating the same | Jun 10, 1996 | Issued |
Array
(
[id] => 3998316
[patent_doc_number] => 05892262
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-04-06
[patent_title] => 'Capacitor-triggered electrostatic discharge protection circuit'
[patent_app_type] => 1
[patent_app_number] => 8/655073
[patent_app_country] => US
[patent_app_date] => 1996-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3872
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/892/05892262.pdf
[firstpage_image] =>[orig_patent_app_number] => 655073
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/655073 | Capacitor-triggered electrostatic discharge protection circuit | Jun 2, 1996 | Issued |
Array
(
[id] => 3745777
[patent_doc_number] => 05786607
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-28
[patent_title] => 'Solid-state image pick-up device and method for manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 8/654962
[patent_app_country] => US
[patent_app_date] => 1996-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 42
[patent_no_of_words] => 13619
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/786/05786607.pdf
[firstpage_image] =>[orig_patent_app_number] => 654962
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/654962 | Solid-state image pick-up device and method for manufacturing the same | May 28, 1996 | Issued |
Array
(
[id] => 3788632
[patent_doc_number] => 05821603
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-13
[patent_title] => 'Method for depositing double nitride layer in semiconductor processing'
[patent_app_type] => 1
[patent_app_number] => 8/655061
[patent_app_country] => US
[patent_app_date] => 1996-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 27
[patent_no_of_words] => 4708
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/821/05821603.pdf
[firstpage_image] =>[orig_patent_app_number] => 655061
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/655061 | Method for depositing double nitride layer in semiconductor processing | May 28, 1996 | Issued |
Array
(
[id] => 3883226
[patent_doc_number] => 05729030
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-17
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/653245
[patent_app_country] => US
[patent_app_date] => 1996-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 50
[patent_no_of_words] => 12139
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/729/05729030.pdf
[firstpage_image] =>[orig_patent_app_number] => 653245
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/653245 | Semiconductor device | May 23, 1996 | Issued |
Array
(
[id] => 4041656
[patent_doc_number] => 05856682
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-01-05
[patent_title] => 'Semiconductor light-emitting device and method for producing the same'
[patent_app_type] => 1
[patent_app_number] => 8/652357
[patent_app_country] => US
[patent_app_date] => 1996-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 9247
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/856/05856682.pdf
[firstpage_image] =>[orig_patent_app_number] => 652357
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/652357 | Semiconductor light-emitting device and method for producing the same | May 22, 1996 | Issued |
Array
(
[id] => 3790831
[patent_doc_number] => 05736761
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-07
[patent_title] => 'DRAM cell arrangement and method for its manufacture'
[patent_app_type] => 1
[patent_app_number] => 8/645503
[patent_app_country] => US
[patent_app_date] => 1996-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4495
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/736/05736761.pdf
[firstpage_image] =>[orig_patent_app_number] => 645503
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/645503 | DRAM cell arrangement and method for its manufacture | May 13, 1996 | Issued |
Array
(
[id] => 3818042
[patent_doc_number] => 05710446
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-20
[patent_title] => 'Active pixel sensor cell that utilizes a parasitic transistor to reset the photodiode of the cell'
[patent_app_type] => 1
[patent_app_number] => 8/647687
[patent_app_country] => US
[patent_app_date] => 1996-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2588
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/710/05710446.pdf
[firstpage_image] =>[orig_patent_app_number] => 647687
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/647687 | Active pixel sensor cell that utilizes a parasitic transistor to reset the photodiode of the cell | May 12, 1996 | Issued |
Array
(
[id] => 3740803
[patent_doc_number] => 05698875
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-16
[patent_title] => 'Metal-semiconductor field effect transistor having reduced control voltage and well controlled pinch off voltage'
[patent_app_type] => 1
[patent_app_number] => 8/641299
[patent_app_country] => US
[patent_app_date] => 1996-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 2978
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/698/05698875.pdf
[firstpage_image] =>[orig_patent_app_number] => 641299
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/641299 | Metal-semiconductor field effect transistor having reduced control voltage and well controlled pinch off voltage | Apr 29, 1996 | Issued |
Array
(
[id] => 3883338
[patent_doc_number] => 05729037
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-17
[patent_title] => 'MOSFET structure and fabrication process for decreasing threshold voltage'
[patent_app_type] => 1
[patent_app_number] => 8/638639
[patent_app_country] => US
[patent_app_date] => 1996-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3560
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/729/05729037.pdf
[firstpage_image] =>[orig_patent_app_number] => 638639
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/638639 | MOSFET structure and fabrication process for decreasing threshold voltage | Apr 25, 1996 | Issued |
Array
(
[id] => 3652795
[patent_doc_number] => 05684318
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-04
[patent_title] => 'Electronic devices with thin-film circuit elements forming a sampling circuit'
[patent_app_type] => 1
[patent_app_number] => 8/639277
[patent_app_country] => US
[patent_app_date] => 1996-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 6543
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/684/05684318.pdf
[firstpage_image] =>[orig_patent_app_number] => 639277
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/639277 | Electronic devices with thin-film circuit elements forming a sampling circuit | Apr 24, 1996 | Issued |
Array
(
[id] => 3801726
[patent_doc_number] => 05828092
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-27
[patent_title] => 'Semiconductor memory device and method for its production'
[patent_app_type] => 1
[patent_app_number] => 8/639123
[patent_app_country] => US
[patent_app_date] => 1996-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3790
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/828/05828092.pdf
[firstpage_image] =>[orig_patent_app_number] => 639123
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/639123 | Semiconductor memory device and method for its production | Apr 23, 1996 | Issued |
Array
(
[id] => 3652075
[patent_doc_number] => 05629554
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-05-13
[patent_title] => 'Semiconductor device with a bipolar transistor formed in a layer of semiconductor material provided on an insulating substrate'
[patent_app_type] => 1
[patent_app_number] => 8/637012
[patent_app_country] => US
[patent_app_date] => 1996-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 5062
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/629/05629554.pdf
[firstpage_image] =>[orig_patent_app_number] => 637012
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/637012 | Semiconductor device with a bipolar transistor formed in a layer of semiconductor material provided on an insulating substrate | Apr 23, 1996 | Issued |
Array
(
[id] => 4159106
[patent_doc_number] => 06124628
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-26
[patent_title] => 'High voltage integrated circuit, high voltage junction terminating structure, and high voltage MIS transistor'
[patent_app_type] => 1
[patent_app_number] => 8/631017
[patent_app_country] => US
[patent_app_date] => 1996-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 59
[patent_no_of_words] => 17996
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/124/06124628.pdf
[firstpage_image] =>[orig_patent_app_number] => 631017
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/631017 | High voltage integrated circuit, high voltage junction terminating structure, and high voltage MIS transistor | Apr 11, 1996 | Issued |
Array
(
[id] => 3761132
[patent_doc_number] => 05721439
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-24
[patent_title] => 'MOS transistor structure for electro-static discharge protection circuitry'
[patent_app_type] => 1
[patent_app_number] => 8/630127
[patent_app_country] => US
[patent_app_date] => 1996-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 4106
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/721/05721439.pdf
[firstpage_image] =>[orig_patent_app_number] => 630127
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/630127 | MOS transistor structure for electro-static discharge protection circuitry | Apr 9, 1996 | Issued |
Array
(
[id] => 3794410
[patent_doc_number] => 05841164
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'Test structure for dielectric film evaluation'
[patent_app_type] => 1
[patent_app_number] => 8/630454
[patent_app_country] => US
[patent_app_date] => 1996-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 45
[patent_no_of_words] => 8770
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/841/05841164.pdf
[firstpage_image] =>[orig_patent_app_number] => 630454
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/630454 | Test structure for dielectric film evaluation | Apr 9, 1996 | Issued |