
Emmanuel Lionel Moise
Supervisory Patent Examiner (ID: 10149, Phone: (571)272-3865 , Office: P/2455 )
| Most Active Art Unit | 2133 |
| Art Unit(s) | 2306, 2133, 2137, 2784, 2455, 2681, 2136, 2786 |
| Total Applications | 829 |
| Issued Applications | 688 |
| Pending Applications | 74 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1443778
[patent_doc_number] => 06336126
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-01
[patent_title] => 'Wearable computer'
[patent_app_type] => B1
[patent_app_number] => 09/412125
[patent_app_country] => US
[patent_app_date] => 1999-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3322
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/336/06336126.pdf
[firstpage_image] =>[orig_patent_app_number] => 09412125
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/412125 | Wearable computer | Oct 4, 1999 | Issued |
Array
(
[id] => 1602137
[patent_doc_number] => 06385746
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Memory test circuit'
[patent_app_type] => B1
[patent_app_number] => 09/413196
[patent_app_country] => US
[patent_app_date] => 1999-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8943
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/385/06385746.pdf
[firstpage_image] =>[orig_patent_app_number] => 09413196
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/413196 | Memory test circuit | Oct 4, 1999 | Issued |
Array
(
[id] => 1519774
[patent_doc_number] => 06421803
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-16
[patent_title] => 'System and method for implementing hybrid automatic repeat request using parity check combining'
[patent_app_type] => B1
[patent_app_number] => 09/411025
[patent_app_country] => US
[patent_app_date] => 1999-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4201
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/421/06421803.pdf
[firstpage_image] =>[orig_patent_app_number] => 09411025
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/411025 | System and method for implementing hybrid automatic repeat request using parity check combining | Oct 3, 1999 | Issued |
Array
(
[id] => 1155623
[patent_doc_number] => 06779145
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'System and method for communicating with an integrated circuit'
[patent_app_type] => B1
[patent_app_number] => 09/410860
[patent_app_country] => US
[patent_app_date] => 1999-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 16187
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/779/06779145.pdf
[firstpage_image] =>[orig_patent_app_number] => 09410860
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/410860 | System and method for communicating with an integrated circuit | Sep 30, 1999 | Issued |
Array
(
[id] => 1429635
[patent_doc_number] => 06530047
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-04
[patent_title] => 'System and method for communicating with an integrated circuit'
[patent_app_type] => B1
[patent_app_number] => 09/411815
[patent_app_country] => US
[patent_app_date] => 1999-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 16204
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/530/06530047.pdf
[firstpage_image] =>[orig_patent_app_number] => 09411815
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/411815 | System and method for communicating with an integrated circuit | Sep 30, 1999 | Issued |
Array
(
[id] => 1432426
[patent_doc_number] => 06505318
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-07
[patent_title] => 'Method and apparatus for partial error detection and correction of digital data'
[patent_app_type] => B1
[patent_app_number] => 09/410500
[patent_app_country] => US
[patent_app_date] => 1999-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3080
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/505/06505318.pdf
[firstpage_image] =>[orig_patent_app_number] => 09410500
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/410500 | Method and apparatus for partial error detection and correction of digital data | Sep 30, 1999 | Issued |
Array
(
[id] => 1416493
[patent_doc_number] => 06550036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-15
[patent_title] => 'Pre-conditioner for measuring high-speed time intervals over a low-bandwidth path'
[patent_app_type] => B1
[patent_app_number] => 09/409618
[patent_app_country] => US
[patent_app_date] => 1999-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5852
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/550/06550036.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409618
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409618 | Pre-conditioner for measuring high-speed time intervals over a low-bandwidth path | Sep 30, 1999 | Issued |
Array
(
[id] => 1540705
[patent_doc_number] => 06490703
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-03
[patent_title] => 'Bus power savings using selective inversion in an ECC system'
[patent_app_type] => B1
[patent_app_number] => 09/410380
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5700
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/490/06490703.pdf
[firstpage_image] =>[orig_patent_app_number] => 09410380
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/410380 | Bus power savings using selective inversion in an ECC system | Sep 29, 1999 | Issued |
Array
(
[id] => 1367075
[patent_doc_number] => 06584593
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-24
[patent_title] => 'Concatenation of turbo-TCM with space-block coding'
[patent_app_type] => B1
[patent_app_number] => 09/409534
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2594
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/584/06584593.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409534
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409534 | Concatenation of turbo-TCM with space-block coding | Sep 29, 1999 | Issued |
Array
(
[id] => 1596073
[patent_doc_number] => 06484280
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Scan path test support'
[patent_app_type] => B1
[patent_app_number] => 09/409936
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1937
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484280.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409936
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409936 | Scan path test support | Sep 29, 1999 | Issued |
Array
(
[id] => 1272196
[patent_doc_number] => 06662338
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Parity- sensitive Viterbi detector and method for recovering information from a read signal'
[patent_app_type] => B1
[patent_app_number] => 09/409923
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11536
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/662/06662338.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409923
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409923 | Parity- sensitive Viterbi detector and method for recovering information from a read signal | Sep 29, 1999 | Issued |
Array
(
[id] => 1506091
[patent_doc_number] => 06487685
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'System and method for minimizing error correction code bits in variable sized data formats'
[patent_app_type] => B1
[patent_app_number] => 09/409607
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 6504
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/487/06487685.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409607
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409607 | System and method for minimizing error correction code bits in variable sized data formats | Sep 29, 1999 | Issued |
Array
(
[id] => 7634943
[patent_doc_number] => 06381723
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-30
[patent_title] => 'Error correction device for correcting error in input symbol string'
[patent_app_type] => B1
[patent_app_number] => 09/409350
[patent_app_country] => US
[patent_app_date] => 1999-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 5421
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/381/06381723.pdf
[firstpage_image] =>[orig_patent_app_number] => 09409350
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/409350 | Error correction device for correcting error in input symbol string | Sep 29, 1999 | Issued |
Array
(
[id] => 1460212
[patent_doc_number] => 06463561
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Almost full-scan BIST method and system having higher fault coverage and shorter test application time'
[patent_app_type] => B1
[patent_app_number] => 09/408371
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5158
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463561.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408371
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408371 | Almost full-scan BIST method and system having higher fault coverage and shorter test application time | Sep 28, 1999 | Issued |
Array
(
[id] => 1466769
[patent_doc_number] => 06351834
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-26
[patent_title] => 'Apparatus for testing semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/407898
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4263
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/351/06351834.pdf
[firstpage_image] =>[orig_patent_app_number] => 09407898
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/407898 | Apparatus for testing semiconductor device | Sep 28, 1999 | Issued |
Array
(
[id] => 1421866
[patent_doc_number] => 06543029
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Error corrector'
[patent_app_type] => B1
[patent_app_number] => 09/408811
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 8280
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/543/06543029.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408811
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408811 | Error corrector | Sep 28, 1999 | Issued |
Array
(
[id] => 1431626
[patent_doc_number] => 06519739
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-11
[patent_title] => 'Fault detector'
[patent_app_type] => B1
[patent_app_number] => 09/408234
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 7687
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/519/06519739.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408234
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408234 | Fault detector | Sep 28, 1999 | Issued |
Array
(
[id] => 1587608
[patent_doc_number] => 06425103
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Programmable moving inversion sequencer for memory bist address generation'
[patent_app_type] => B1
[patent_app_number] => 09/407412
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4607
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/425/06425103.pdf
[firstpage_image] =>[orig_patent_app_number] => 09407412
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/407412 | Programmable moving inversion sequencer for memory bist address generation | Sep 28, 1999 | Issued |
Array
(
[id] => 1116664
[patent_doc_number] => 06804776
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-12
[patent_title] => 'Method for universal transport encapsulation for Internet Protocol network communications'
[patent_app_type] => B1
[patent_app_number] => 09/400790
[patent_app_country] => US
[patent_app_date] => 1999-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3752
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/804/06804776.pdf
[firstpage_image] =>[orig_patent_app_number] => 09400790
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/400790 | Method for universal transport encapsulation for Internet Protocol network communications | Sep 20, 1999 | Issued |
Array
(
[id] => 1182917
[patent_doc_number] => 06748084
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-08
[patent_title] => 'Data access control system and method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/395192
[patent_app_country] => US
[patent_app_date] => 1999-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2699
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/748/06748084.pdf
[firstpage_image] =>[orig_patent_app_number] => 09395192
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/395192 | Data access control system and method thereof | Sep 13, 1999 | Issued |