
Eric A. Ward
Examiner (ID: 5402)
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891 |
| Total Applications | 925 |
| Issued Applications | 670 |
| Pending Applications | 71 |
| Abandoned Applications | 202 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19342644
[patent_doc_number] => 12052851
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Integrated circuit structure for low power SRAM
[patent_app_type] => utility
[patent_app_number] => 17/885166
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885166
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/885166 | Integrated circuit structure for low power SRAM | Aug 9, 2022 | Issued |
Array
(
[id] => 18177551
[patent_doc_number] => 20230038280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => SILICON CARBIDE MOSFET DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/881736
[patent_app_country] => US
[patent_app_date] => 2022-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17881736
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/881736 | Silicon carbide MOSFET device and manufacturing method thereof | Aug 4, 2022 | Issued |
Array
(
[id] => 18024591
[patent_doc_number] => 20220376090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => Conformal Transfer Doping Method for Fin-Like Field Effect Transistor
[patent_app_type] => utility
[patent_app_number] => 17/815857
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815857
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815857 | Conformal transfer doping method for fin-like field effect transistor | Jul 27, 2022 | Issued |
Array
(
[id] => 18823080
[patent_doc_number] => 20230397421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => MEMORY DEVICE INCLUDING PREFORMED RECESSES BETWEEN CONTACT STRUCTURES AND CONTROL GATES
[patent_app_type] => utility
[patent_app_number] => 17/876271
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876271
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/876271 | MEMORY DEVICE INCLUDING PREFORMED RECESSES BETWEEN CONTACT STRUCTURES AND CONTROL GATES | Jul 27, 2022 | Pending |
Array
(
[id] => 20305425
[patent_doc_number] => 12451425
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Semiconductor element with resistive layers having different resistance values
[patent_app_type] => utility
[patent_app_number] => 17/874901
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6743
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874901
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874901 | Semiconductor element with resistive layers having different resistance values | Jul 26, 2022 | Issued |
Array
(
[id] => 20441476
[patent_doc_number] => 12512318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-30
[patent_title] => Method for selectively forming hard mask
[patent_app_type] => utility
[patent_app_number] => 17/871659
[patent_app_country] => US
[patent_app_date] => 2022-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 8753
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17871659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/871659 | Method for selectively forming hard mask | Jul 21, 2022 | Issued |
Array
(
[id] => 18161810
[patent_doc_number] => 20230028402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/868806
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12140
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17868806
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/868806 | Semiconductor device having semiconductor column portions | Jul 19, 2022 | Issued |
Array
(
[id] => 18857235
[patent_doc_number] => 11854828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Semiconductor device having metal gate and poly gate
[patent_app_type] => utility
[patent_app_number] => 17/850643
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17850643
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/850643 | Semiconductor device having metal gate and poly gate | Jun 26, 2022 | Issued |
Array
(
[id] => 20268652
[patent_doc_number] => 12439664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Methods of forming ohmic contacts on semiconductor devices with trench/mesa structures
[patent_app_type] => utility
[patent_app_number] => 17/848907
[patent_app_country] => US
[patent_app_date] => 2022-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 1133
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17848907
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/848907 | Methods of forming ohmic contacts on semiconductor devices with trench/mesa structures | Jun 23, 2022 | Issued |
Array
(
[id] => 18849057
[patent_doc_number] => 20230411461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => GAN DEVICE WITH EXTENDED DRAIN CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/806959
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17806959
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/806959 | GAN DEVICE WITH EXTENDED DRAIN CONTACT | Jun 14, 2022 | Pending |
Array
(
[id] => 18409045
[patent_doc_number] => 20230170398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/834527
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17834527
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/834527 | Three-dimensional semiconductor device and method of fabricating the same | Jun 6, 2022 | Issued |
Array
(
[id] => 17886901
[patent_doc_number] => 20220302379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/833415
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833415
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833415 | Memory device | Jun 5, 2022 | Issued |
Array
(
[id] => 18821257
[patent_doc_number] => 20230395598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => Metal Gate Electrode Formation Of Memory Devices
[patent_app_type] => utility
[patent_app_number] => 17/832590
[patent_app_country] => US
[patent_app_date] => 2022-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17832590
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/832590 | Metal gate electrode formation of memory devices | Jun 3, 2022 | Issued |
Array
(
[id] => 20113252
[patent_doc_number] => 12364007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Integrated circuit device including insulating guide film between adjacent conductive patterns
[patent_app_type] => utility
[patent_app_number] => 17/828327
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 46
[patent_no_of_words] => 11104
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17828327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/828327 | Integrated circuit device including insulating guide film between adjacent conductive patterns | May 30, 2022 | Issued |
Array
(
[id] => 19981938
[patent_doc_number] => 12349440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Seal ring patterns
[patent_app_type] => utility
[patent_app_number] => 17/827409
[patent_app_country] => US
[patent_app_date] => 2022-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4473
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17827409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/827409 | Seal ring patterns | May 26, 2022 | Issued |
Array
(
[id] => 18812924
[patent_doc_number] => 20230387261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/826174
[patent_app_country] => US
[patent_app_date] => 2022-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17826174
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/826174 | Semiconductor device having thin bottom channel and manufacturing method thereof | May 26, 2022 | Issued |
Array
(
[id] => 17855337
[patent_doc_number] => 20220285380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/827107
[patent_app_country] => US
[patent_app_date] => 2022-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17827107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/827107 | SEMICONDUCTOR MEMORY DEVICE | May 26, 2022 | Abandoned |
Array
(
[id] => 18040477
[patent_doc_number] => 20220384694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/804290
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17804290
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/804290 | Light emitting device | May 25, 2022 | Issued |
Array
(
[id] => 17855181
[patent_doc_number] => 20220285224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH SPACER
[patent_app_type] => utility
[patent_app_number] => 17/752080
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17752080
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/752080 | Semiconductor device structure with spacer | May 23, 2022 | Issued |
Array
(
[id] => 17855219
[patent_doc_number] => 20220285262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/750481
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750481
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750481 | Semiconductor device including dummy patterns and peripheral interconnection patterns at the same level | May 22, 2022 | Issued |