
Eric Cardwell
Examiner (ID: 7624, Phone: (571)270-1379 , Office: P/2131 )
| Most Active Art Unit | 2139 |
| Art Unit(s) | 2139, 2131, 2189 |
| Total Applications | 755 |
| Issued Applications | 635 |
| Pending Applications | 56 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8861442
[patent_doc_number] => 08463994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'System and method for improved media identification in a storage device'
[patent_app_type] => utility
[patent_app_number] => 13/533046
[patent_app_country] => US
[patent_app_date] => 2012-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5181
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13533046
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/533046 | System and method for improved media identification in a storage device | Jun 25, 2012 | Issued |
Array
(
[id] => 11306411
[patent_doc_number] => 09513807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-06
[patent_title] => 'Highly scalable storage array management with reduced latency'
[patent_app_type] => utility
[patent_app_number] => 13/495232
[patent_app_country] => US
[patent_app_date] => 2012-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7963
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13495232
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/495232 | Highly scalable storage array management with reduced latency | Jun 12, 2012 | Issued |
Array
(
[id] => 10543560
[patent_doc_number] => 09268691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-23
[patent_title] => 'Fast mechanism for accessing 2n±1 interleaved memory system'
[patent_app_type] => utility
[patent_app_number] => 13/993680
[patent_app_country] => US
[patent_app_date] => 2012-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 12275
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13993680
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/993680 | Fast mechanism for accessing 2n±1 interleaved memory system | Jun 10, 2012 | Issued |
Array
(
[id] => 10150845
[patent_doc_number] => 09183136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Storage control apparatus and storage control method'
[patent_app_type] => utility
[patent_app_number] => 13/512143
[patent_app_country] => US
[patent_app_date] => 2012-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 17224
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13512143
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/512143 | Storage control apparatus and storage control method | May 15, 2012 | Issued |
Array
(
[id] => 9229737
[patent_doc_number] => 08635417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Memory system including variable write command scheduling'
[patent_app_type] => utility
[patent_app_number] => 13/468850
[patent_app_country] => US
[patent_app_date] => 2012-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4455
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13468850
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/468850 | Memory system including variable write command scheduling | May 9, 2012 | Issued |
Array
(
[id] => 8372433
[patent_doc_number] => 20120221822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'OPTIMIZATION OF DATA MIGRATION BETWEEN STORAGE MEDIUMS'
[patent_app_type] => utility
[patent_app_number] => 13/458872
[patent_app_country] => US
[patent_app_date] => 2012-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4111
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13458872
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/458872 | Optimization of data migration between storage mediums | Apr 26, 2012 | Issued |
Array
(
[id] => 9652091
[patent_doc_number] => 08806125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Storage system comprising power saving function'
[patent_app_type] => utility
[patent_app_number] => 13/451617
[patent_app_country] => US
[patent_app_date] => 2012-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 43
[patent_no_of_words] => 19646
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13451617
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/451617 | Storage system comprising power saving function | Apr 19, 2012 | Issued |
Array
(
[id] => 8334387
[patent_doc_number] => 20120201089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'INTEGRATED CIRCUIT DEVICE COMPRISES AN INTERFACE TO TRANSMIT A FIRST CODE, A STROBE SIGNAL AFTER A DELAY AND DATA TO A DYNAMIC RANDOM ACCESS MEMORY (DRAM)'
[patent_app_type] => utility
[patent_app_number] => 13/451252
[patent_app_country] => US
[patent_app_date] => 2012-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 18616
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13451252
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/451252 | INTEGRATED CIRCUIT DEVICE COMPRISES AN INTERFACE TO TRANSMIT A FIRST CODE, A STROBE SIGNAL AFTER A DELAY AND DATA TO A DYNAMIC RANDOM ACCESS MEMORY (DRAM) | Apr 18, 2012 | Abandoned |
Array
(
[id] => 8958985
[patent_doc_number] => 08504779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Memory coherence directory supporting remotely sourced requests of nodal scope'
[patent_app_type] => utility
[patent_app_number] => 13/445010
[patent_app_country] => US
[patent_app_date] => 2012-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 7776
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13445010
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/445010 | Memory coherence directory supporting remotely sourced requests of nodal scope | Apr 11, 2012 | Issued |
Array
(
[id] => 9820845
[patent_doc_number] => 08930647
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-01-06
[patent_title] => 'Multiple class memory systems'
[patent_app_type] => utility
[patent_app_number] => 13/441132
[patent_app_country] => US
[patent_app_date] => 2012-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 102
[patent_figures_cnt] => 103
[patent_no_of_words] => 72090
[patent_no_of_claims] => 79
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13441132
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/441132 | Multiple class memory systems | Apr 5, 2012 | Issued |
Array
(
[id] => 10052465
[patent_doc_number] => 09092344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Solid state drive'
[patent_app_type] => utility
[patent_app_number] => 13/441056
[patent_app_country] => US
[patent_app_date] => 2012-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3623
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13441056
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/441056 | Solid state drive | Apr 5, 2012 | Issued |
Array
(
[id] => 10536544
[patent_doc_number] => 09262174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Dynamic bank mode addressing for memory access'
[patent_app_type] => utility
[patent_app_number] => 13/440945
[patent_app_country] => US
[patent_app_date] => 2012-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 11155
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13440945
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/440945 | Dynamic bank mode addressing for memory access | Apr 4, 2012 | Issued |
Array
(
[id] => 10117299
[patent_doc_number] => 09152182
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-10-06
[patent_title] => 'Reconfigurable mass data recording method and system'
[patent_app_type] => utility
[patent_app_number] => 13/440897
[patent_app_country] => US
[patent_app_date] => 2012-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 10315
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13440897
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/440897 | Reconfigurable mass data recording method and system | Apr 4, 2012 | Issued |
Array
(
[id] => 9578807
[patent_doc_number] => 08769242
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Translation map simplification'
[patent_app_type] => utility
[patent_app_number] => 13/372686
[patent_app_country] => US
[patent_app_date] => 2012-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4928
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13372686
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/372686 | Translation map simplification | Feb 13, 2012 | Issued |
Array
(
[id] => 8383224
[patent_doc_number] => 20120226850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-06
[patent_title] => 'VIRTUAL MEMORY SYSTEM, VIRTUAL MEMORY CONTROLLING METHOD, AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/372615
[patent_app_country] => US
[patent_app_date] => 2012-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10035
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13372615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/372615 | Virtual memory system, virtual memory controlling method, and program | Feb 13, 2012 | Issued |
Array
(
[id] => 10524572
[patent_doc_number] => 09251087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Apparatus, system, and method for virtual memory management'
[patent_app_type] => utility
[patent_app_number] => 13/372474
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 37204
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13372474
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/372474 | Apparatus, system, and method for virtual memory management | Feb 12, 2012 | Issued |
Array
(
[id] => 8978887
[patent_doc_number] => 20130212317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'Storage and Host Devices for Overlapping Storage Areas for a Hibernation File and Cached Data'
[patent_app_type] => utility
[patent_app_number] => 13/371980
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3901
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13371980
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/371980 | Storage and Host Devices for Overlapping Storage Areas for a Hibernation File and Cached Data | Feb 12, 2012 | Abandoned |
Array
(
[id] => 12018882
[patent_doc_number] => 09811590
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-07
[patent_title] => 'Managing cached data in a network environment'
[patent_app_type] => utility
[patent_app_number] => 13/372349
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 9107
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13372349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/372349 | Managing cached data in a network environment | Feb 12, 2012 | Issued |
Array
(
[id] => 8383251
[patent_doc_number] => 20120226888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-06
[patent_title] => 'Memory Management Unit With Pre-Filling Capability'
[patent_app_type] => utility
[patent_app_number] => 13/371506
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7333
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13371506
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/371506 | Memory management unit with pre-filling capability | Feb 12, 2012 | Issued |
Array
(
[id] => 8978900
[patent_doc_number] => 20130212330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'MEMORY RECORDER QUEUE BIASING PRECEDING HIGH LATENCY OPERATIONS'
[patent_app_type] => utility
[patent_app_number] => 13/371906
[patent_app_country] => US
[patent_app_date] => 2012-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9906
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13371906
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/371906 | Memory reorder queue biasing preceding high latency operations | Feb 12, 2012 | Issued |