
Eric Cardwell
Examiner (ID: 15663, Phone: (571)270-1379 , Office: P/2131 )
| Most Active Art Unit | 2139 |
| Art Unit(s) | 2189, 2139, 2131 |
| Total Applications | 763 |
| Issued Applications | 646 |
| Pending Applications | 50 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19848731
[patent_doc_number] => 20250094082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => MEMORY SYSTEM HAVING PLANES WITH MULTIBIT STATUS
[patent_app_type] => utility
[patent_app_number] => 18/368292
[patent_app_country] => US
[patent_app_date] => 2023-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24682
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18368292
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/368292 | Memory system having planes with multibit status | Sep 13, 2023 | Issued |
Array
(
[id] => 20580217
[patent_doc_number] => 12572468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-10
[patent_title] => Storage device including nonvolatile memory device and operating method using multiple map tables
[patent_app_type] => utility
[patent_app_number] => 18/238283
[patent_app_country] => US
[patent_app_date] => 2023-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 98
[patent_figures_cnt] => 119
[patent_no_of_words] => 41035
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18238283
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/238283 | Storage device including nonvolatile memory device and operating method using multiple map tables | Aug 24, 2023 | Issued |
Array
(
[id] => 18819431
[patent_doc_number] => 20230393771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => METHOD AND SYSTEM FOR DATA CONSISTENCY ACROSS FAILURE AND RECOVERY OF INFRASTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/237296
[patent_app_country] => US
[patent_app_date] => 2023-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18237296
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/237296 | Method and system for data consistency across failure and recovery of infrastructure | Aug 22, 2023 | Issued |
Array
(
[id] => 18832634
[patent_doc_number] => 20230401161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => TRANSLATION SUPPORT FOR A VIRTUAL CACHE
[patent_app_type] => utility
[patent_app_number] => 18/452310
[patent_app_country] => US
[patent_app_date] => 2023-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452310
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452310 | Translation support for a virtual cache | Aug 17, 2023 | Issued |
Array
(
[id] => 19499130
[patent_doc_number] => 20240338148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => STORAGE DEVICE POOL MANAGEMENT BASED ON STORAGE DEVICE QUEUE USAGE
[patent_app_type] => utility
[patent_app_number] => 18/229311
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11629
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18229311
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/229311 | Storage device pool management based on storage device queue usage | Aug 1, 2023 | Issued |
Array
(
[id] => 19405757
[patent_doc_number] => 20240289268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => EFFICIENT CONSOLIDATION FOR TWO LAYER FTL
[patent_app_type] => utility
[patent_app_number] => 18/355124
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18355124
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/355124 | Efficient consolidation for two layer FTL | Jul 18, 2023 | Issued |
Array
(
[id] => 19022026
[patent_doc_number] => 20240078197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => LOCALITY-BASED DATA PROCESSING
[patent_app_type] => utility
[patent_app_number] => 18/216098
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2923
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18216098
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/216098 | Locality-based data processing | Jun 28, 2023 | Issued |
Array
(
[id] => 18846805
[patent_doc_number] => 20230409209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/337441
[patent_app_country] => US
[patent_app_date] => 2023-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18337441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/337441 | INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM | Jun 19, 2023 | Abandoned |
Array
(
[id] => 18755957
[patent_doc_number] => 20230359402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => Variable Redundancy For Metadata In Storage Systems
[patent_app_type] => utility
[patent_app_number] => 18/333494
[patent_app_country] => US
[patent_app_date] => 2023-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333494
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333494 | Variable Redundancy For Metadata In Storage Systems | Jun 11, 2023 | Pending |
Array
(
[id] => 18694708
[patent_doc_number] => 20230325124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => GLOBAL DE-DUPLICATION OF VIRTUAL DISKS IN A STORAGE PLATFORM
[patent_app_type] => utility
[patent_app_number] => 18/205448
[patent_app_country] => US
[patent_app_date] => 2023-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18205448
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/205448 | Global de-duplication of virtual disks in a storage platform | Jun 1, 2023 | Issued |
Array
(
[id] => 19250868
[patent_doc_number] => 20240201858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => MEMORY DEVICE AND SCHEDULING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/322798
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18322798
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/322798 | Memory device and scheduling method thereof | May 23, 2023 | Issued |
Array
(
[id] => 19603706
[patent_doc_number] => 20240394586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => ORCHESTRATION OF QUBO JOBS BETWEEN GATE-BASED QUANTUM COMPUTERS AND QUANTUM ANNEALERS
[patent_app_type] => utility
[patent_app_number] => 18/321526
[patent_app_country] => US
[patent_app_date] => 2023-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18321526
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/321526 | ORCHESTRATION OF QUBO JOBS BETWEEN GATE-BASED QUANTUM COMPUTERS AND QUANTUM ANNEALERS | May 21, 2023 | Pending |
Array
(
[id] => 20242909
[patent_doc_number] => 12423229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Systems and methods for memory representation and tracking
[patent_app_type] => utility
[patent_app_number] => 18/139236
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 11643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18139236
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/139236 | Systems and methods for memory representation and tracking | Apr 24, 2023 | Issued |
Array
(
[id] => 19493335
[patent_doc_number] => 12112051
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Valid node management method, memory storage device and memory control circuit unit
[patent_app_type] => utility
[patent_app_number] => 18/297006
[patent_app_country] => US
[patent_app_date] => 2023-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 8413
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18297006
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/297006 | Valid node management method, memory storage device and memory control circuit unit | Apr 6, 2023 | Issued |
Array
(
[id] => 20528901
[patent_doc_number] => 12547336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Control method of memory device and associated flash memory controller
[patent_app_type] => utility
[patent_app_number] => 18/128244
[patent_app_country] => US
[patent_app_date] => 2023-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18128244
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/128244 | Control method of memory device and associated flash memory controller | Mar 29, 2023 | Issued |
Array
(
[id] => 20109963
[patent_doc_number] => 12360684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => System-on-chip incorporating a direct memory access circuit and corresponding method
[patent_app_type] => utility
[patent_app_number] => 18/192237
[patent_app_country] => US
[patent_app_date] => 2023-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18192237
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/192237 | System-on-chip incorporating a direct memory access circuit and corresponding method | Mar 28, 2023 | Issued |
Array
(
[id] => 18513138
[patent_doc_number] => 20230229363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => Tiering Valid Data after a Disaster Recovery Operation
[patent_app_type] => utility
[patent_app_number] => 18/186799
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 38242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18186799
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/186799 | Tiering valid data after a disaster recovery operation | Mar 19, 2023 | Issued |
Array
(
[id] => 18584659
[patent_doc_number] => 20230266923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => HIGH CAPACITY, HIGH PERFORMANCE MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/121231
[patent_app_country] => US
[patent_app_date] => 2023-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10708
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18121231
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/121231 | High capacity, high performance memory system | Mar 13, 2023 | Issued |
Array
(
[id] => 18677700
[patent_doc_number] => 20230315346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => Utilizing Multiple Redundancy Schemes Within A Unified Storage Element
[patent_app_type] => utility
[patent_app_number] => 18/175232
[patent_app_country] => US
[patent_app_date] => 2023-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18175232
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/175232 | Utilizing multiple redundancy schemes within a unified storage element | Feb 26, 2023 | Issued |
Array
(
[id] => 20303993
[patent_doc_number] => 12449979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 18/172562
[patent_app_country] => US
[patent_app_date] => 2023-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 2216
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18172562
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/172562 | Memory system | Feb 21, 2023 | Issued |