
Eric Chang
Examiner (ID: 13723)
| Most Active Art Unit | 2116 |
| Art Unit(s) | 2116, 2186, 2185 |
| Total Applications | 657 |
| Issued Applications | 458 |
| Pending Applications | 14 |
| Abandoned Applications | 185 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6654974
[patent_doc_number] => 20030105803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Arbitrating clock synchronization system'
[patent_app_type] => new
[patent_app_number] => 09/754419
[patent_app_country] => US
[patent_app_date] => 2001-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20030105803.pdf
[firstpage_image] =>[orig_patent_app_number] => 09754419
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/754419 | System for arbitrating clock synchronization among networked devices | Jan 4, 2001 | Issued |
Array
(
[id] => 6876981
[patent_doc_number] => 20010007134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-05
[patent_title] => 'Power supply unit and computer'
[patent_app_type] => new-utility
[patent_app_number] => 09/754483
[patent_app_country] => US
[patent_app_date] => 2001-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8346
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20010007134.pdf
[firstpage_image] =>[orig_patent_app_number] => 09754483
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/754483 | Power supply unit and computer | Jan 3, 2001 | Issued |
Array
(
[id] => 582848
[patent_doc_number] => 07162654
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-09
[patent_title] => 'Isolation of I2C buses in a multiple power domain environment using switches'
[patent_app_type] => utility
[patent_app_number] => 09/755254
[patent_app_country] => US
[patent_app_date] => 2001-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 9817
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/162/07162654.pdf
[firstpage_image] =>[orig_patent_app_number] => 09755254
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/755254 | Isolation of I2C buses in a multiple power domain environment using switches | Jan 3, 2001 | Issued |
Array
(
[id] => 7626807
[patent_doc_number] => 06807638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-19
[patent_title] => 'Apparatus for and method of in-band clock compensation'
[patent_app_type] => B1
[patent_app_number] => 09/751428
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4992
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/807/06807638.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751428
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751428 | Apparatus for and method of in-band clock compensation | Dec 28, 2000 | Issued |
Array
(
[id] => 1055837
[patent_doc_number] => 06859876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-22
[patent_title] => 'System and method for detecting and using a replacement boot block during initialization by an original boot block'
[patent_app_type] => utility
[patent_app_number] => 09/751187
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3218
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/859/06859876.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751187
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751187 | System and method for detecting and using a replacement boot block during initialization by an original boot block | Dec 28, 2000 | Issued |
Array
(
[id] => 6648852
[patent_doc_number] => 20020087856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-04
[patent_title] => 'Method and apparatus for dynamic processor configuration'
[patent_app_type] => new
[patent_app_number] => 09/749662
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5415
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20020087856.pdf
[firstpage_image] =>[orig_patent_app_number] => 09749662
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/749662 | Method and apparatus for dynamic processor configuration by limiting a processor array pointer | Dec 27, 2000 | Issued |
Array
(
[id] => 1201052
[patent_doc_number] => 06728876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-27
[patent_title] => 'Method and apparatus to use non-volatile read/write memory for bootstrap code and processes by relocating write instructions'
[patent_app_type] => B1
[patent_app_number] => 09/751348
[patent_app_country] => US
[patent_app_date] => 2000-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3078
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/728/06728876.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751348
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751348 | Method and apparatus to use non-volatile read/write memory for bootstrap code and processes by relocating write instructions | Dec 26, 2000 | Issued |
Array
(
[id] => 4449000
[patent_doc_number] => 07865752
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Port-based packet filter'
[patent_app_type] => utility
[patent_app_number] => 09/746205
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3450
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/865/07865752.pdf
[firstpage_image] =>[orig_patent_app_number] => 09746205
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/746205 | Port-based packet filter | Dec 21, 2000 | Issued |
Array
(
[id] => 6211573
[patent_doc_number] => 20020073305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'System and method for the delivery, retrieval and display of content prior to operating system loading'
[patent_app_type] => new
[patent_app_number] => 09/733868
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3731
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20020073305.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733868
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733868 | System and method for the delivery, retrieval and display of content prior to operating system loading | Dec 7, 2000 | Issued |
Array
(
[id] => 5830498
[patent_doc_number] => 20020069352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-06
[patent_title] => 'System and method for efficient BIOS initialization'
[patent_app_type] => new
[patent_app_number] => 09/728035
[patent_app_country] => US
[patent_app_date] => 2000-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1678
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20020069352.pdf
[firstpage_image] =>[orig_patent_app_number] => 09728035
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/728035 | System and method for efficient BIOS initialization | Nov 30, 2000 | Abandoned |
Array
(
[id] => 1169941
[patent_doc_number] => 06763457
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-13
[patent_title] => 'Network station suitable for supplying indicated default values for boot parameters'
[patent_app_type] => B1
[patent_app_number] => 09/710925
[patent_app_country] => US
[patent_app_date] => 2000-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4827
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/763/06763457.pdf
[firstpage_image] =>[orig_patent_app_number] => 09710925
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/710925 | Network station suitable for supplying indicated default values for boot parameters | Nov 8, 2000 | Issued |
Array
(
[id] => 1155327
[patent_doc_number] => 06779110
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'Network station suitable for identifying and prioritizing boot information for locating an operating system kernel on a remote server'
[patent_app_type] => B1
[patent_app_number] => 09/710923
[patent_app_country] => US
[patent_app_date] => 2000-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4871
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/779/06779110.pdf
[firstpage_image] =>[orig_patent_app_number] => 09710923
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/710923 | Network station suitable for identifying and prioritizing boot information for locating an operating system kernel on a remote server | Nov 8, 2000 | Issued |
Array
(
[id] => 971475
[patent_doc_number] => 06941479
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-09-06
[patent_title] => 'Electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 09/708552
[patent_app_country] => US
[patent_app_date] => 2000-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4751
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/941/06941479.pdf
[firstpage_image] =>[orig_patent_app_number] => 09708552
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/708552 | Electronic apparatus | Nov 8, 2000 | Issued |
Array
(
[id] => 1011456
[patent_doc_number] => 06901526
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-31
[patent_title] => 'Digital bus synchronizer for generating read reset signal'
[patent_app_type] => utility
[patent_app_number] => 09/709001
[patent_app_country] => US
[patent_app_date] => 2000-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5139
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/901/06901526.pdf
[firstpage_image] =>[orig_patent_app_number] => 09709001
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/709001 | Digital bus synchronizer for generating read reset signal | Nov 7, 2000 | Issued |
Array
(
[id] => 771500
[patent_doc_number] => 07010703
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-07
[patent_title] => 'Bus power-supply device and node'
[patent_app_type] => utility
[patent_app_number] => 09/690434
[patent_app_country] => US
[patent_app_date] => 2000-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6366
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/010/07010703.pdf
[firstpage_image] =>[orig_patent_app_number] => 09690434
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/690434 | Bus power-supply device and node | Oct 17, 2000 | Issued |
Array
(
[id] => 1062255
[patent_doc_number] => 06854055
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-02-08
[patent_title] => 'Method and system for switching active configuration memory during on-line operation of programmable field mounted device'
[patent_app_type] => utility
[patent_app_number] => 09/688681
[patent_app_country] => US
[patent_app_date] => 2000-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4737
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/854/06854055.pdf
[firstpage_image] =>[orig_patent_app_number] => 09688681
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/688681 | Method and system for switching active configuration memory during on-line operation of programmable field mounted device | Oct 15, 2000 | Issued |
Array
(
[id] => 765457
[patent_doc_number] => 07017070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-21
[patent_title] => 'Apparatus for synchronization of double data rate signaling'
[patent_app_type] => utility
[patent_app_number] => 09/687858
[patent_app_country] => US
[patent_app_date] => 2000-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2597
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/017/07017070.pdf
[firstpage_image] =>[orig_patent_app_number] => 09687858
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/687858 | Apparatus for synchronization of double data rate signaling | Oct 12, 2000 | Issued |
Array
(
[id] => 1225869
[patent_doc_number] => 06704876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-09
[patent_title] => 'Microprocessor speed control mechanism using power dissipation estimation based on the instruction data path'
[patent_app_type] => B1
[patent_app_number] => 09/669346
[patent_app_country] => US
[patent_app_date] => 2000-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3233
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/704/06704876.pdf
[firstpage_image] =>[orig_patent_app_number] => 09669346
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/669346 | Microprocessor speed control mechanism using power dissipation estimation based on the instruction data path | Sep 25, 2000 | Issued |
Array
(
[id] => 774244
[patent_doc_number] => 07007182
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-02-28
[patent_title] => 'Communication terminal and facsimile apparatus connected to an analog communication network and provided with a power management feature'
[patent_app_type] => utility
[patent_app_number] => 09/667732
[patent_app_country] => US
[patent_app_date] => 2000-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5312
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/007/07007182.pdf
[firstpage_image] =>[orig_patent_app_number] => 09667732
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/667732 | Communication terminal and facsimile apparatus connected to an analog communication network and provided with a power management feature | Sep 21, 2000 | Issued |
Array
(
[id] => 1197033
[patent_doc_number] => 06732263
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-04
[patent_title] => 'Configuring both a programmable logic device and its embedded logic with a single serialized configuration bit stream'
[patent_app_type] => B1
[patent_app_number] => 09/668704
[patent_app_country] => US
[patent_app_date] => 2000-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2332
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/732/06732263.pdf
[firstpage_image] =>[orig_patent_app_number] => 09668704
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/668704 | Configuring both a programmable logic device and its embedded logic with a single serialized configuration bit stream | Sep 21, 2000 | Issued |