Eric Chang

Array ( [id] => 645641 [patent_doc_number] => 07124313 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-10-17 [patent_title] => 'Data processing device and method of controlling power consumption in back-light in data processing device' [patent_app_type] => utility [patent_app_number] => 09/666796 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9645 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/124/07124313.pdf [firstpage_image] =>[orig_patent_app_number] => 09666796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7962211 [patent_doc_number] => 06681324 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-20 [patent_title] => 'Application appliance enabling operating system and applications to run from a CDROM by determining local configuration and license status' [patent_app_type] => B1 [patent_app_number] => 09/656841 [patent_app_country] => US [patent_app_date] => 2000-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2308 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/681/06681324.pdf [firstpage_image] =>[orig_patent_app_number] => 09656841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 782321 [patent_doc_number] => 06996727 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-07 [patent_title] => 'Power supply for universal serial bus interface with programmable bus pullup resistor' [patent_app_type] => utility [patent_app_number] => 09/649551 [patent_app_country] => US [patent_app_date] => 2000-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2403 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/996/06996727.pdf [firstpage_image] =>[orig_patent_app_number] => 09649551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1037181 [patent_doc_number] => 06877100 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Adjustable timing circuit of an integrated circuit by selecting and moving clock edges based on a signal propagation time stored in a programmable non-volatile fuse circuit' [patent_app_type] => utility [patent_app_number] => 09/648857 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3937 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/877/06877100.pdf [firstpage_image] =>[orig_patent_app_number] => 09648857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7633058 [patent_doc_number] => 06658562 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-02 [patent_title] => 'Method, system, and program for customizing a basic input/output system (BIOS) configuration according to the type of user' [patent_app_type] => B1 [patent_app_number] => 09/649440 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3999 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/658/06658562.pdf [firstpage_image] =>[orig_patent_app_number] => 09649440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 981653 [patent_doc_number] => 06931519 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-16 [patent_title] => 'Method and apparatus for reliable booting device' [patent_app_type] => utility [patent_app_number] => 09/648965 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4815 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/931/06931519.pdf [firstpage_image] =>[orig_patent_app_number] => 09648965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1116659 [patent_doc_number] => 06804774 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-12 [patent_title] => 'Software image transition aid comprising building a disk image based on identified hardware' [patent_app_type] => B1 [patent_app_number] => 09/630754 [patent_app_country] => US [patent_app_date] => 2000-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4031 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/804/06804774.pdf [firstpage_image] =>[orig_patent_app_number] => 09630754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 564794 [patent_doc_number] => 07468934 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-12-23 [patent_title] => 'Clock with link to the internet' [patent_app_type] => utility [patent_app_number] => 09/613322 [patent_app_country] => US [patent_app_date] => 2000-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 11176 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/468/07468934.pdf [firstpage_image] =>[orig_patent_app_number] => 09613322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1221806 [patent_doc_number] => 06708281 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-16 [patent_title] => 'Methods for providing estimates of the current time in a computer system including a local time source having one of several possible levels of trust with regard to timekeeping' [patent_app_type] => B1 [patent_app_number] => 09/613009 [patent_app_country] => US [patent_app_date] => 2000-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 13328 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/708/06708281.pdf [firstpage_image] =>[orig_patent_app_number] => 09613009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7962183 [patent_doc_number] => 06681338 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-20 [patent_title] => 'Method and system for reducing signal skew by switching between multiple signal routing layers' [patent_app_type] => B1 [patent_app_number] => 09/599091 [patent_app_country] => US [patent_app_date] => 2000-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4296 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/681/06681338.pdf [firstpage_image] =>[orig_patent_app_number] => 09599091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186426 [patent_doc_number] => 06742131 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Instruction supply mechanism' [patent_app_type] => B1 [patent_app_number] => 09/562717 [patent_app_country] => US [patent_app_date] => 2000-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4501 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742131.pdf [firstpage_image] =>[orig_patent_app_number] => 09562717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 362630 [patent_doc_number] => 07487369 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-02-03 [patent_title] => 'Low-power cache system and method' [patent_app_type] => utility [patent_app_number] => 09/562071 [patent_app_country] => US [patent_app_date] => 2000-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2029 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/487/07487369.pdf [firstpage_image] =>[orig_patent_app_number] => 09562071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366651 [patent_doc_number] => 06584560 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Method and system for booting a multiprocessor computer' [patent_app_type] => B1 [patent_app_number] => 09/552608 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2851 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584560.pdf [firstpage_image] =>[orig_patent_app_number] => 09552608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1279821 [patent_doc_number] => 06654900 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Method and apparatus for producing multiple clock signals having controlled duty cycles by controlling clock multiplier delay elements' [patent_app_type] => B1 [patent_app_number] => 09/553129 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3231 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654900.pdf [firstpage_image] =>[orig_patent_app_number] => 09553129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1197030 [patent_doc_number] => 06732262 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Method and system for controlling reset of IEEE 1394 network' [patent_app_type] => B1 [patent_app_number] => 09/551572 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3656 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/732/06732262.pdf [firstpage_image] =>[orig_patent_app_number] => 09551572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1309131 [patent_doc_number] => 06629258 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Variable speed data access control circuit with exponential length wait cycle' [patent_app_type] => B1 [patent_app_number] => 09/534637 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3165 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/629/06629258.pdf [firstpage_image] =>[orig_patent_app_number] => 09534637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1297287 [patent_doc_number] => 06633987 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-14 [patent_title] => 'Method and apparatus to implement the ACPI(advanced configuration and power interface) C3 state in a RDRAM based system' [patent_app_type] => B2 [patent_app_number] => 09/534193 [patent_app_country] => US [patent_app_date] => 2000-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4715 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/633/06633987.pdf [firstpage_image] =>[orig_patent_app_number] => 09534193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7622347 [patent_doc_number] => 06687819 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-03 [patent_title] => 'System, apparatus and method for supporting multiple file systems in boot code' [patent_app_type] => B1 [patent_app_number] => 09/533302 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4717 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687819.pdf [firstpage_image] =>[orig_patent_app_number] => 09533302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7629975 [patent_doc_number] => 06636964 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-21 [patent_title] => 'Method and apparatus for loading an object-oriented operating system by providing an initial execution environment and migrating to a core execution environment thereafter' [patent_app_type] => B1 [patent_app_number] => 09/531819 [patent_app_country] => US [patent_app_date] => 2000-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 9399 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/636/06636964.pdf [firstpage_image] =>[orig_patent_app_number] => 09531819 [rel_patent_id] =>[rel_patent_doc_number] =>)