Array
(
[id] => 1412157
[patent_doc_number] => 06553499
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-22
[patent_title] => 'Low power circuit for waking from a sleep mode by using a remote power-on signal'
[patent_app_type] => B1
[patent_app_number] => 09/403473
[patent_app_country] => US
[patent_app_date] => 1999-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2127
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/553/06553499.pdf
[firstpage_image] =>[orig_patent_app_number] => 09403473
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/403473 | Low power circuit for waking from a sleep mode by using a remote power-on signal | Oct 21, 1999 | Issued |
Array
(
[id] => 1429518
[patent_doc_number] => 06530029
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-04
[patent_title] => 'I2C/SMBus start-stop detecting circuit that reduces the likelihood of stalling the bus due to glitches on the data line'
[patent_app_type] => B1
[patent_app_number] => 09/404011
[patent_app_country] => US
[patent_app_date] => 1999-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5144
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/530/06530029.pdf
[firstpage_image] =>[orig_patent_app_number] => 09404011
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/404011 | I2C/SMBus start-stop detecting circuit that reduces the likelihood of stalling the bus due to glitches on the data line | Sep 22, 1999 | Issued |
Array
(
[id] => 1366850
[patent_doc_number] => 06584574
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-24
[patent_title] => 'Flexible phase-locked loop system to indicate synchronization using difference between internal and external clock signals'
[patent_app_type] => B1
[patent_app_number] => 09/401079
[patent_app_country] => US
[patent_app_date] => 1999-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 6319
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/584/06584574.pdf
[firstpage_image] =>[orig_patent_app_number] => 09401079
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/401079 | Flexible phase-locked loop system to indicate synchronization using difference between internal and external clock signals | Sep 21, 1999 | Issued |
Array
(
[id] => 1348212
[patent_doc_number] => 06598157
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-22
[patent_title] => 'Dynamic boot block control by boot configuration determination and subsequent address modification'
[patent_app_type] => B1
[patent_app_number] => 09/401613
[patent_app_country] => US
[patent_app_date] => 1999-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4634
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/598/06598157.pdf
[firstpage_image] =>[orig_patent_app_number] => 09401613
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/401613 | Dynamic boot block control by boot configuration determination and subsequent address modification | Sep 21, 1999 | Issued |
Array
(
[id] => 1425438
[patent_doc_number] => 06535982
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-18
[patent_title] => 'Semiconductor integrated circuit employing power management device and power management method for the semiconductor integrated circuit'
[patent_app_type] => B1
[patent_app_number] => 09/393319
[patent_app_country] => US
[patent_app_date] => 1999-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 7409
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/535/06535982.pdf
[firstpage_image] =>[orig_patent_app_number] => 09393319
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/393319 | Semiconductor integrated circuit employing power management device and power management method for the semiconductor integrated circuit | Sep 9, 1999 | Issued |