
Eric Coleman
Examiner (ID: 10499, Phone: (571)272-4163 , Office: P/2183 )
| Most Active Art Unit | 2183 |
| Art Unit(s) | 2183, 2783, 2302 |
| Total Applications | 2406 |
| Issued Applications | 2133 |
| Pending Applications | 59 |
| Abandoned Applications | 235 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9665812
[patent_doc_number] => 08812820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Data processing device and method'
[patent_app_type] => utility
[patent_app_number] => 12/389274
[patent_app_country] => US
[patent_app_date] => 2009-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 54
[patent_no_of_words] => 22661
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12389274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/389274 | Data processing device and method | Feb 18, 2009 | Issued |
Array
(
[id] => 5387644
[patent_doc_number] => 20090228889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-10
[patent_title] => 'STORAGE MEDIUM STORING JOB MANAGEMENT PROGRAM, INFORMATION PROCESSING APPARATUS, AND JOB MANAGEMENT METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/367294
[patent_app_country] => US
[patent_app_date] => 2009-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20090228889.pdf
[firstpage_image] =>[orig_patent_app_number] => 12367294
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/367294 | Storage medium storing job management program, information processing apparatus, and job management method | Feb 5, 2009 | Issued |
Array
(
[id] => 8627096
[patent_doc_number] => 08359601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'Data processing method, cluster system, and data processing program'
[patent_app_type] => utility
[patent_app_number] => 12/366731
[patent_app_country] => US
[patent_app_date] => 2009-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 13099
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12366731
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/366731 | Data processing method, cluster system, and data processing program | Feb 5, 2009 | Issued |
Array
(
[id] => 8667753
[patent_doc_number] => 08381226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'System and method for monotonic partial order reduction'
[patent_app_type] => utility
[patent_app_number] => 12/367140
[patent_app_country] => US
[patent_app_date] => 2009-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7286
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12367140
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/367140 | System and method for monotonic partial order reduction | Feb 5, 2009 | Issued |
Array
(
[id] => 7679420
[patent_doc_number] => 20100107167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-29
[patent_title] => 'MULTI-CORE SOC SYNCHRONIZATION COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 12/366699
[patent_app_country] => US
[patent_app_date] => 2009-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2270
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0107/20100107167.pdf
[firstpage_image] =>[orig_patent_app_number] => 12366699
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/366699 | Multi-core SOC synchronization component | Feb 5, 2009 | Issued |
Array
(
[id] => 6557607
[patent_doc_number] => 20100205600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-12
[patent_title] => 'SIMULATION METHOD FOR REALIZING LARGE BATCHES AND DIFFERENT KINDS OF BASEBOARD MANAGEMENT CONTROLLERS USING A SINGLE SERVER'
[patent_app_type] => utility
[patent_app_number] => 12/366834
[patent_app_country] => US
[patent_app_date] => 2009-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2059
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20100205600.pdf
[firstpage_image] =>[orig_patent_app_number] => 12366834
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/366834 | SIMULATION METHOD FOR REALIZING LARGE BATCHES AND DIFFERENT KINDS OF BASEBOARD MANAGEMENT CONTROLLERS USING A SINGLE SERVER | Feb 5, 2009 | Abandoned |
Array
(
[id] => 8540641
[patent_doc_number] => 08316368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-20
[patent_title] => 'Safe partition scheduling on multi-core processors'
[patent_app_type] => utility
[patent_app_number] => 12/366369
[patent_app_country] => US
[patent_app_date] => 2009-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12366369
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/366369 | Safe partition scheduling on multi-core processors | Feb 4, 2009 | Issued |
Array
(
[id] => 6338912
[patent_doc_number] => 20100199285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-05
[patent_title] => 'VIRTUAL MACHINE UTILITY COMPUTING METHOD AND SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/366008
[patent_app_country] => US
[patent_app_date] => 2009-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2943
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20100199285.pdf
[firstpage_image] =>[orig_patent_app_number] => 12366008
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/366008 | Virtual machine utility computing method and system | Feb 4, 2009 | Issued |
Array
(
[id] => 8552471
[patent_doc_number] => 08327371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-04
[patent_title] => 'Multinode server system, load distribution method, resource management server, and program product'
[patent_app_type] => utility
[patent_app_number] => 12/365185
[patent_app_country] => US
[patent_app_date] => 2009-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11218
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12365185
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/365185 | Multinode server system, load distribution method, resource management server, and program product | Feb 3, 2009 | Issued |
Array
(
[id] => 5399961
[patent_doc_number] => 20090320024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'CONTROL DEVICE AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/365290
[patent_app_country] => US
[patent_app_date] => 2009-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5010
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20090320024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12365290
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/365290 | CONTROL DEVICE AND CONTROL METHOD THEREOF | Feb 3, 2009 | Abandoned |
Array
(
[id] => 9507030
[patent_doc_number] => 08745359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Processor for concurrently executing plural instruction streams'
[patent_app_type] => utility
[patent_app_number] => 12/919448
[patent_app_country] => US
[patent_app_date] => 2009-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 9473
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12919448
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/919448 | Processor for concurrently executing plural instruction streams | Feb 2, 2009 | Issued |
Array
(
[id] => 8595073
[patent_doc_number] => 08352956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-01-08
[patent_title] => 'Calculating an estimated time remaining for completion of a multi-phased and multi-threaded process'
[patent_app_type] => utility
[patent_app_number] => 12/364239
[patent_app_country] => US
[patent_app_date] => 2009-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8529
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12364239
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/364239 | Calculating an estimated time remaining for completion of a multi-phased and multi-threaded process | Feb 1, 2009 | Issued |
Array
(
[id] => 8449356
[patent_doc_number] => 08291428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-16
[patent_title] => 'Low burden system for allocating computational resources in a real time control environment'
[patent_app_type] => utility
[patent_app_number] => 12/363323
[patent_app_country] => US
[patent_app_date] => 2009-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3758
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12363323
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/363323 | Low burden system for allocating computational resources in a real time control environment | Jan 29, 2009 | Issued |
Array
(
[id] => 8558378
[patent_doc_number] => 08332865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-11
[patent_title] => 'Adjunct processor load balancing'
[patent_app_type] => utility
[patent_app_number] => 12/362912
[patent_app_country] => US
[patent_app_date] => 2009-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4540
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12362912
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/362912 | Adjunct processor load balancing | Jan 29, 2009 | Issued |
Array
(
[id] => 6478897
[patent_doc_number] => 20100191937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'Implied Storage Operation Decode Using Redundant Target Address Detection'
[patent_app_type] => utility
[patent_app_number] => 12/360975
[patent_app_country] => US
[patent_app_date] => 2009-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20100191937.pdf
[firstpage_image] =>[orig_patent_app_number] => 12360975
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/360975 | Implied storage operation decode using redundant target address detection | Jan 27, 2009 | Issued |
Array
(
[id] => 6478922
[patent_doc_number] => 20100191940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'SINGLE STEP MODE IN A SOFTWARE PIPELINE WITHIN A HIGHLY THREADED NETWORK ON A CHIP MICROPROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/358776
[patent_app_country] => US
[patent_app_date] => 2009-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8929
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20100191940.pdf
[firstpage_image] =>[orig_patent_app_number] => 12358776
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/358776 | Single step mode in a software pipeline within a highly threaded network on a chip microprocessor | Jan 22, 2009 | Issued |
Array
(
[id] => 8260007
[patent_doc_number] => 08209523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-26
[patent_title] => 'Data moving processor'
[patent_app_type] => utility
[patent_app_number] => 12/358048
[patent_app_country] => US
[patent_app_date] => 2009-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4098
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12358048
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/358048 | Data moving processor | Jan 21, 2009 | Issued |
Array
(
[id] => 7746346
[patent_doc_number] => 08108660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-31
[patent_title] => 'Multiprocessor system and method of synchronization for multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 12/358233
[patent_app_country] => US
[patent_app_date] => 2009-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 14734
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/108/08108660.pdf
[firstpage_image] =>[orig_patent_app_number] => 12358233
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/358233 | Multiprocessor system and method of synchronization for multiprocessor system | Jan 21, 2009 | Issued |
Array
(
[id] => 8935924
[patent_doc_number] => 08495646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Resource allocation system, resource allocation method and program which flexibly introduces a service'
[patent_app_type] => utility
[patent_app_number] => 12/354649
[patent_app_country] => US
[patent_app_date] => 2009-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13566
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12354649
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/354649 | Resource allocation system, resource allocation method and program which flexibly introduces a service | Jan 14, 2009 | Issued |
Array
(
[id] => 5381402
[patent_doc_number] => 20090193241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'Direct Register Access For Host Simulation'
[patent_app_type] => utility
[patent_app_number] => 12/353856
[patent_app_country] => US
[patent_app_date] => 2009-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7317
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20090193241.pdf
[firstpage_image] =>[orig_patent_app_number] => 12353856
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/353856 | Direct register access for host simulation | Jan 13, 2009 | Issued |