Eric Coleman

Array ( [id] => 9102671 [patent_doc_number] => 08566565 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Microprocessor with multiple operating modes dynamically configurable by a device driver based on currently running applications' [patent_app_type] => utility [patent_app_number] => 12/170591 [patent_app_country] => US [patent_app_date] => 2008-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4064 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12170591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5298231 [patent_doc_number] => 20090013157 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-08 [patent_title] => 'Management of Software Implemented Services in Processor-Based Devices' [patent_app_type] => utility [patent_app_number] => 12/163737 [patent_app_country] => US [patent_app_date] => 2008-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5502 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20090013157.pdf [firstpage_image] =>[orig_patent_app_number] => 12163737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948581 [patent_doc_number] => 20110107070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-05 [patent_title] => 'PATCHING OF A READ-ONLY MEMORY' [patent_app_type] => utility [patent_app_number] => 12/997087 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5412 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20110107070.pdf [firstpage_image] =>[orig_patent_app_number] => 12997087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4761204 [patent_doc_number] => 20080313430 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'METHOD AND SYSTEM FOR INCREASING QUANTUM COMPUTER PROCESSING SPEED USING DIGITAL CO-PROCESSOR' [patent_app_type] => utility [patent_app_number] => 12/138292 [patent_app_country] => US [patent_app_date] => 2008-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8482 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20080313430.pdf [firstpage_image] =>[orig_patent_app_number] => 12138292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5292111 [patent_doc_number] => 20090024841 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-22 [patent_title] => 'Register File Backup Queue' [patent_app_type] => utility [patent_app_number] => 12/137017 [patent_app_country] => US [patent_app_date] => 2008-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3729 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20090024841.pdf [firstpage_image] =>[orig_patent_app_number] => 12137017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5305597 [patent_doc_number] => 20090300249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'SELECTIVE MISR DATA ACCUMULATION DURING EXCEPTION PROCESSING' [patent_app_type] => utility [patent_app_number] => 12/130012 [patent_app_country] => US [patent_app_date] => 2008-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10585 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0300/20090300249.pdf [firstpage_image] =>[orig_patent_app_number] => 12130012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4589850 [patent_doc_number] => 07831816 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'Non-destructive sideband reading of processor state information' [patent_app_type] => utility [patent_app_number] => 12/130990 [patent_app_country] => US [patent_app_date] => 2008-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2740 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/831/07831816.pdf [firstpage_image] =>[orig_patent_app_number] => 12130990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6651500 [patent_doc_number] => 20100228949 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'PROCESSORS' [patent_app_type] => utility [patent_app_number] => 12/601999 [patent_app_country] => US [patent_app_date] => 2008-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7141 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20100228949.pdf [firstpage_image] =>[orig_patent_app_number] => 12601999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5294285 [patent_doc_number] => 20090009211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-08 [patent_title] => 'Microcomputer and functional evaluation chip' [patent_app_type] => utility [patent_app_number] => 12/155017 [patent_app_country] => US [patent_app_date] => 2008-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 13837 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20090009211.pdf [firstpage_image] =>[orig_patent_app_number] => 12155017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4440990 [patent_doc_number] => 07971041 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Method and system for register management' [patent_app_type] => utility [patent_app_number] => 12/129457 [patent_app_country] => US [patent_app_date] => 2008-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5631 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/971/07971041.pdf [firstpage_image] =>[orig_patent_app_number] => 12129457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4527631 [patent_doc_number] => 07934080 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'Aggressive store merging in a processor that supports checkpointing' [patent_app_type] => utility [patent_app_number] => 12/128332 [patent_app_country] => US [patent_app_date] => 2008-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6173 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/934/07934080.pdf [firstpage_image] =>[orig_patent_app_number] => 12128332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 97169 [patent_doc_number] => 07739442 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-15 [patent_title] => 'Macroscalar processor architecture' [patent_app_type] => utility [patent_app_number] => 12/126788 [patent_app_country] => US [patent_app_date] => 2008-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 41 [patent_no_of_words] => 25171 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/739/07739442.pdf [firstpage_image] =>[orig_patent_app_number] => 12126788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5491837 [patent_doc_number] => 20090292908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-26 [patent_title] => 'Method and arrangements for multipath instruction processing' [patent_app_type] => utility [patent_app_number] => 12/154577 [patent_app_country] => US [patent_app_date] => 2008-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8708 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20090292908.pdf [firstpage_image] =>[orig_patent_app_number] => 12154577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5554101 [patent_doc_number] => 20090288087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-19 [patent_title] => 'SCHEDULING COLLECTIONS IN A SCHEDULER' [patent_app_type] => utility [patent_app_number] => 12/121794 [patent_app_country] => US [patent_app_date] => 2008-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8027 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0288/20090288087.pdf [firstpage_image] =>[orig_patent_app_number] => 12121794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5554100 [patent_doc_number] => 20090288086 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-19 [patent_title] => 'LOCAL COLLECTIONS OF TASKS IN A SCHEDULER' [patent_app_type] => utility [patent_app_number] => 12/121789 [patent_app_country] => US [patent_app_date] => 2008-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7361 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0288/20090288086.pdf [firstpage_image] =>[orig_patent_app_number] => 12121789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5535481 [patent_doc_number] => 20090235269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'STORAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/120721 [patent_app_country] => US [patent_app_date] => 2008-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 11235 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20090235269.pdf [firstpage_image] =>[orig_patent_app_number] => 12120721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4558752 [patent_doc_number] => 07877575 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-25 [patent_title] => 'Microprocessor' [patent_app_type] => utility [patent_app_number] => 12/151312 [patent_app_country] => US [patent_app_date] => 2008-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4055 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/877/07877575.pdf [firstpage_image] =>[orig_patent_app_number] => 12151312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4961816 [patent_doc_number] => 20080276241 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-06 [patent_title] => 'DISTRIBUTED PRIORITY QUEUE THAT MAINTAINS ITEM LOCALITY' [patent_app_type] => utility [patent_app_number] => 12/115031 [patent_app_country] => US [patent_app_date] => 2008-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8129 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20080276241.pdf [firstpage_image] =>[orig_patent_app_number] => 12115031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5560006 [patent_doc_number] => 20090271583 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'Monitoring transactions in a data processing apparatus' [patent_app_type] => utility [patent_app_number] => 12/149088 [patent_app_country] => US [patent_app_date] => 2008-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9792 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20090271583.pdf [firstpage_image] =>[orig_patent_app_number] => 12149088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8786 [patent_doc_number] => 07818547 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-19 [patent_title] => 'Method and apparatus for efficient resource utilization for prescient instruction prefetch' [patent_app_type] => utility [patent_app_number] => 12/106184 [patent_app_country] => US [patent_app_date] => 2008-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 13433 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/818/07818547.pdf [firstpage_image] =>[orig_patent_app_number] => 12106184 [rel_patent_id] =>[rel_patent_doc_number] =>)