
Eric D. Lee
Examiner (ID: 17546)
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2851, 2825 |
| Total Applications | 769 |
| Issued Applications | 617 |
| Pending Applications | 44 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11445451
[patent_doc_number] => 20170046472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'COMPUTER-READABLE STORAGE MEDIUM HAVING ELECTRO-STATIC DISCHARGE VERIFICATION PROGRAM STORED THEREIN, INFORMATION PROCESSING APPARATUS, AND METHOD OF VERIFYING ELECTRO-STATIC DISCHARGE'
[patent_app_type] => utility
[patent_app_number] => 15/231955
[patent_app_country] => US
[patent_app_date] => 2016-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15231955
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/231955 | COMPUTER-READABLE STORAGE MEDIUM HAVING ELECTRO-STATIC DISCHARGE VERIFICATION PROGRAM STORED THEREIN, INFORMATION PROCESSING APPARATUS, AND METHOD OF VERIFYING ELECTRO-STATIC DISCHARGE | Aug 8, 2016 | Abandoned |
| 15/231649 | METHOD FOR PERFORMING A LAYOUT VERSUS SCHEMATIC TEST FOR A MULTI-TECHNOLOGY MODULE | Aug 7, 2016 | Abandoned |
Array
(
[id] => 14365011
[patent_doc_number] => 10303812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Topography prediction using system state information
[patent_app_type] => utility
[patent_app_number] => 15/231487
[patent_app_country] => US
[patent_app_date] => 2016-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8748
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15231487
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/231487 | Topography prediction using system state information | Aug 7, 2016 | Issued |
Array
(
[id] => 11445450
[patent_doc_number] => 20170046471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'POLYGON-BASED GEOMETRY CLASSIFICATION FOR SEMICONDUCTOR MASK INSPECTION'
[patent_app_type] => utility
[patent_app_number] => 15/230836
[patent_app_country] => US
[patent_app_date] => 2016-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5155
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15230836
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/230836 | Polygon-based geometry classification for semiconductor mask inspection | Aug 7, 2016 | Issued |
Array
(
[id] => 12153838
[patent_doc_number] => 20180025101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'SYSTEMS AND METHOD FOR OPTIMIZING STATE ENCODING'
[patent_app_type] => utility
[patent_app_number] => 15/216302
[patent_app_country] => US
[patent_app_date] => 2016-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15216302
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/216302 | Systems and method for optimizing state encoding | Jul 20, 2016 | Issued |
Array
(
[id] => 13055571
[patent_doc_number] => 10049178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => Methodology for pattern density optimization
[patent_app_type] => utility
[patent_app_number] => 15/170026
[patent_app_country] => US
[patent_app_date] => 2016-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4256
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15170026
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/170026 | Methodology for pattern density optimization | May 31, 2016 | Issued |
Array
(
[id] => 11104258
[patent_doc_number] => 20160301228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'APPARATUS AND METHOD FOR MANAGING POWER SUPPLIED TO AN ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/093239
[patent_app_country] => US
[patent_app_date] => 2016-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16415
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15093239
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/093239 | Apparatus and method for managing power supplied to an electronic device | Apr 6, 2016 | Issued |
Array
(
[id] => 11316003
[patent_doc_number] => 20160352113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'ELECTRIC VEHICLE CHARGING STATION'
[patent_app_type] => utility
[patent_app_number] => 15/092243
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15092243
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/092243 | ELECTRIC VEHICLE CHARGING STATION | Apr 5, 2016 | Abandoned |
Array
(
[id] => 15286195
[patent_doc_number] => 10515766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Capacitor with negative capacitance
[patent_app_type] => utility
[patent_app_number] => 15/091755
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 2886
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091755
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091755 | Capacitor with negative capacitance | Apr 5, 2016 | Issued |
Array
(
[id] => 11020296
[patent_doc_number] => 20160217249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'OPTICAL PROXIMITY CORRECTION (OPC) ACCOUNTING FOR CRITICAL DIMENSION (CD) VARIATION FROM INTER-LEVEL EFFECTS'
[patent_app_type] => utility
[patent_app_number] => 15/092084
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15092084
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/092084 | Optical proximity correction (OPC) accounting for critical dimension (CD) variation from inter-level effects | Apr 5, 2016 | Issued |
Array
(
[id] => 16387039
[patent_doc_number] => 10811888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Secondary battery protection system and method for protecting secondary battery
[patent_app_type] => utility
[patent_app_number] => 15/091716
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9381
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 544
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091716
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091716 | Secondary battery protection system and method for protecting secondary battery | Apr 5, 2016 | Issued |
Array
(
[id] => 14921361
[patent_doc_number] => 10432013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Windshield solar mount assembly
[patent_app_type] => utility
[patent_app_number] => 15/092312
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 6911
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15092312
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/092312 | Windshield solar mount assembly | Apr 5, 2016 | Issued |
Array
(
[id] => 11669343
[patent_doc_number] => 20170158063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'WIRELESS CHARGING SYSTEM FOR VEHICLE'
[patent_app_type] => utility
[patent_app_number] => 15/091154
[patent_app_country] => US
[patent_app_date] => 2016-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2759
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091154
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091154 | WIRELESS CHARGING SYSTEM FOR VEHICLE | Apr 4, 2016 | Abandoned |
Array
(
[id] => 13138797
[patent_doc_number] => 10086715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => EV wireless charging adjustable flux angle charger
[patent_app_type] => utility
[patent_app_number] => 15/091208
[patent_app_country] => US
[patent_app_date] => 2016-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 9055
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091208
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091208 | EV wireless charging adjustable flux angle charger | Apr 4, 2016 | Issued |
Array
(
[id] => 11020280
[patent_doc_number] => 20160217233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'SYSTEM AND METHOD FOR PERFORMING DIRECTED SELF-ASSEMBLY IN A 3-D VIRTUAL FABRICATION ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 15/089999
[patent_app_country] => US
[patent_app_date] => 2016-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 19491
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15089999
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/089999 | System and method for performing directed self-assembly in a 3-D virtual fabrication environment | Apr 3, 2016 | Issued |
Array
(
[id] => 14705091
[patent_doc_number] => 10380295
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-13
[patent_title] => Methods, systems, and articles of manufacture for X-behavior verification of an electronic design
[patent_app_type] => utility
[patent_app_number] => 15/087725
[patent_app_country] => US
[patent_app_date] => 2016-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 14691
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15087725
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/087725 | Methods, systems, and articles of manufacture for X-behavior verification of an electronic design | Mar 30, 2016 | Issued |
Array
(
[id] => 11982433
[patent_doc_number] => 20170286587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'SYSTEMS AND METHODS FOR CREATING BLOCK CONSTRAINTS IN INTEGRATED CIRCUIT DESIGNS'
[patent_app_type] => utility
[patent_app_number] => 15/086948
[patent_app_country] => US
[patent_app_date] => 2016-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3770
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15086948
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/086948 | SYSTEMS AND METHODS FOR CREATING BLOCK CONSTRAINTS IN INTEGRATED CIRCUIT DESIGNS | Mar 30, 2016 | Abandoned |
Array
(
[id] => 11982432
[patent_doc_number] => 20170286586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'OVERLAY SAMPLING REDUCTION'
[patent_app_type] => utility
[patent_app_number] => 15/084576
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4059
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15084576
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/084576 | Overlay sampling reduction | Mar 29, 2016 | Issued |
Array
(
[id] => 13184689
[patent_doc_number] => 10107859
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-23
[patent_title] => Determining test conditions for at-speed transition delay fault tests on semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/085241
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 8590
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15085241
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/085241 | Determining test conditions for at-speed transition delay fault tests on semiconductor devices | Mar 29, 2016 | Issued |
Array
(
[id] => 11095372
[patent_doc_number] => 20160292341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'Leakage Reduction Using Stress-Enhancing Filler Cells'
[patent_app_type] => utility
[patent_app_number] => 15/085044
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7505
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15085044
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/085044 | Leakage reduction using stress-enhancing filler cells | Mar 29, 2016 | Issued |