
Eric D. Lee
Examiner (ID: 4307, Phone: (571)270-7098 , Office: P/2851 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2851, 2825 |
| Total Applications | 764 |
| Issued Applications | 617 |
| Pending Applications | 39 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11791233
[patent_doc_number] => 09400864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-26
[patent_title] => 'System and method for maintaining slack continuity in incremental statistical timing analysis'
[patent_app_type] => utility
[patent_app_number] => 14/326488
[patent_app_country] => US
[patent_app_date] => 2014-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3850
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326488
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326488 | System and method for maintaining slack continuity in incremental statistical timing analysis | Jul 8, 2014 | Issued |
Array
(
[id] => 11775385
[patent_doc_number] => 09384316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Path-based congestion reduction in integrated circuit routing'
[patent_app_type] => utility
[patent_app_number] => 14/326832
[patent_app_country] => US
[patent_app_date] => 2014-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7472
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 466
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326832
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326832 | Path-based congestion reduction in integrated circuit routing | Jul 8, 2014 | Issued |
Array
(
[id] => 10301592
[patent_doc_number] => 20150186592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'METHOD FOR DESIGNING PHOTOMASK AND COMPUTER READABLE RECORDING MEDIUM RECORDED WITH PHOTOMASK DESIGN PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 14/326445
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7576
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326445
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326445 | METHOD FOR DESIGNING PHOTOMASK AND COMPUTER READABLE RECORDING MEDIUM RECORDED WITH PHOTOMASK DESIGN PROGRAM | Jul 7, 2014 | Abandoned |
Array
(
[id] => 11003259
[patent_doc_number] => 20160200208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'SYSTEM FOR CHARGING AN ELECTRIC VEHICLE, ELECTRIC VEHICLE AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/917180
[patent_app_country] => US
[patent_app_date] => 2014-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6348
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14917180
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/917180 | System for charging an electric vehicle, electric vehicle and method | Jul 2, 2014 | Issued |
Array
(
[id] => 11359381
[patent_doc_number] => 09536036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-03
[patent_title] => 'In-hierarchy circuit analysis and modification'
[patent_app_type] => utility
[patent_app_number] => 14/313875
[patent_app_country] => US
[patent_app_date] => 2014-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3978
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14313875
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/313875 | In-hierarchy circuit analysis and modification | Jun 23, 2014 | Issued |
Array
(
[id] => 10623704
[patent_doc_number] => 09342648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-17
[patent_title] => 'Optical proximity correction (OPC) accounting for critical dimension (CD) variation from inter-level effects'
[patent_app_type] => utility
[patent_app_number] => 14/301010
[patent_app_country] => US
[patent_app_date] => 2014-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4852
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14301010
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/301010 | Optical proximity correction (OPC) accounting for critical dimension (CD) variation from inter-level effects | Jun 9, 2014 | Issued |
Array
(
[id] => 10958714
[patent_doc_number] => 20140361739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'WIRELESS POWER TRANSFER METHOD, WIRELESS POWER TRANSMITTER AND WIRELESS CHARGING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/301032
[patent_app_country] => US
[patent_app_date] => 2014-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 19835
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14301032
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/301032 | Wireless power transmitter, wireless power receiver and wireless charging system in home appliances | Jun 9, 2014 | Issued |
Array
(
[id] => 10610190
[patent_doc_number] => 09330225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Photomask error correction'
[patent_app_type] => utility
[patent_app_number] => 14/296705
[patent_app_country] => US
[patent_app_date] => 2014-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 7027
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14296705
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/296705 | Photomask error correction | Jun 4, 2014 | Issued |
Array
(
[id] => 10462327
[patent_doc_number] => 20150347342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'TERMINAL BOARD ARCHITECTURE FOR UNIVERSAL I/O ALLOWING SIMPLEX OR REDUNDANT DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/294628
[patent_app_country] => US
[patent_app_date] => 2014-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2766
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14294628
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/294628 | TERMINAL BOARD ARCHITECTURE FOR UNIVERSAL I/O ALLOWING SIMPLEX OR REDUNDANT DEVICES | Jun 2, 2014 | Abandoned |
Array
(
[id] => 11769640
[patent_doc_number] => 09378309
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-28
[patent_title] => 'Pattern-independent and hybrid matching/tuning including light manipulation by projection optics'
[patent_app_type] => utility
[patent_app_number] => 14/294745
[patent_app_country] => US
[patent_app_date] => 2014-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12410
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14294745
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/294745 | Pattern-independent and hybrid matching/tuning including light manipulation by projection optics | Jun 2, 2014 | Issued |
Array
(
[id] => 9746575
[patent_doc_number] => 20140282294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'METHOD, SYSTEM AND SOFTWARE FOR ACCESSING DESIGN RULES AND LIBRARY OF DESIGN FEATURES WHILE DESIGNING SEMICONDUCTOR DEVICE LAYOUT'
[patent_app_type] => utility
[patent_app_number] => 14/289256
[patent_app_country] => US
[patent_app_date] => 2014-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4378
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289256
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289256 | Method, system and software for accessing design rules and library of design features while designing semiconductor device layout | May 27, 2014 | Issued |
Array
(
[id] => 10432409
[patent_doc_number] => 20150317421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'USING TRACES OF ORIGINAL MODEL TO VERIFY A MODIFIED MODEL'
[patent_app_type] => utility
[patent_app_number] => 14/267230
[patent_app_country] => US
[patent_app_date] => 2014-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14267230
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/267230 | Using traces of original model to verify a modified model | Apr 30, 2014 | Issued |
Array
(
[id] => 12175392
[patent_doc_number] => 09893541
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Charger with hub'
[patent_app_type] => utility
[patent_app_number] => 14/251235
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1134
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14251235
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/251235 | Charger with hub | Apr 10, 2014 | Issued |
Array
(
[id] => 13195181
[patent_doc_number] => 10112497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => System and method of monitoring usage of a charging station
[patent_app_type] => utility
[patent_app_number] => 14/250925
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6061
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14250925
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/250925 | System and method of monitoring usage of a charging station | Apr 10, 2014 | Issued |
Array
(
[id] => 10937007
[patent_doc_number] => 20140340028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'CHARGER WITH HUB'
[patent_app_type] => utility
[patent_app_number] => 14/251211
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1273
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14251211
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/251211 | CHARGER WITH HUB | Apr 10, 2014 | Abandoned |
Array
(
[id] => 10903635
[patent_doc_number] => 20140306648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-16
[patent_title] => 'APPARATUS, SYSTEMS, AND METHODS FOR PROVIDING A HYBRID VOLTAGE REGULATOR'
[patent_app_type] => utility
[patent_app_number] => 14/250990
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 17731
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14250990
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/250990 | Apparatus, systems, and methods for providing a hybrid voltage regulator | Apr 10, 2014 | Issued |
Array
(
[id] => 10903647
[patent_doc_number] => 20140306660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-16
[patent_title] => 'CHARGING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/250839
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8187
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14250839
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/250839 | CHARGING SYSTEM | Apr 10, 2014 | Abandoned |
Array
(
[id] => 9645283
[patent_doc_number] => 20140223395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'BOOSTING TRANSISTOR PERFORMANCE WITH NON-RECTANGULAR CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/249129
[patent_app_country] => US
[patent_app_date] => 2014-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11736
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14249129
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/249129 | Boosting transistor performance with non-rectangular channels | Apr 8, 2014 | Issued |
Array
(
[id] => 11629884
[patent_doc_number] => 20170140073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'ARCHITECTURE AND DESIGN AUTOMATION OF HIGH PERFORMANCE LARGE ADDERS AND COUNTERS ON FPGA THROUGH CONSTRAINED PLACEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/118120
[patent_app_country] => US
[patent_app_date] => 2014-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8903
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15118120
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/118120 | ARCHITECTURE AND DESIGN AUTOMATION OF HIGH PERFORMANCE LARGE ADDERS AND COUNTERS ON FPGA THROUGH CONSTRAINED PLACEMENT | Apr 1, 2014 | Abandoned |
Array
(
[id] => 9992787
[patent_doc_number] => 09038008
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-05-19
[patent_title] => 'System and method for containing analog verification IP'
[patent_app_type] => utility
[patent_app_number] => 14/231410
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4727
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14231410
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/231410 | System and method for containing analog verification IP | Mar 30, 2014 | Issued |