
Eric D. Lee
Examiner (ID: 9865, Phone: (571)270-7098 , Office: P/2851 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2825, 2851 |
| Total Applications | 764 |
| Issued Applications | 615 |
| Pending Applications | 44 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8487336
[patent_doc_number] => 20120286743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'SYSTEM AND METHOD FOR GENERATING A NEGATIVE CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 13/469577
[patent_app_country] => US
[patent_app_date] => 2012-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5826
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13469577
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/469577 | SYSTEM AND METHOD FOR GENERATING A NEGATIVE CAPACITANCE | May 10, 2012 | Abandoned |
Array
(
[id] => 10000970
[patent_doc_number] => 09045046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Electrical charging system'
[patent_app_type] => utility
[patent_app_number] => 13/469308
[patent_app_country] => US
[patent_app_date] => 2012-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4149
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13469308
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/469308 | Electrical charging system | May 10, 2012 | Issued |
Array
(
[id] => 9951923
[patent_doc_number] => 09000717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-07
[patent_title] => 'Electrical charging system'
[patent_app_type] => utility
[patent_app_number] => 13/469309
[patent_app_country] => US
[patent_app_date] => 2012-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3279
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13469309
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/469309 | Electrical charging system | May 10, 2012 | Issued |
Array
(
[id] => 10080231
[patent_doc_number] => 09118090
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-25
[patent_title] => 'Secondary battery'
[patent_app_type] => utility
[patent_app_number] => 13/469788
[patent_app_country] => US
[patent_app_date] => 2012-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3125
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13469788
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/469788 | Secondary battery | May 10, 2012 | Issued |
Array
(
[id] => 9513466
[patent_doc_number] => 20140149959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-29
[patent_title] => 'METHOD FOR DESIGNING AN ARRAY OF ORGANIC PHOTODETECTOR OR PHOTOEMITTER ELEMENTS'
[patent_app_type] => utility
[patent_app_number] => 14/111370
[patent_app_country] => US
[patent_app_date] => 2012-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4632
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14111370
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/111370 | Method for designing an array of organic photodetector or photoemitter elements | Apr 11, 2012 | Issued |
Array
(
[id] => 8315111
[patent_doc_number] => 20120192133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-26
[patent_title] => 'LOGIC DESIGN VERIFICATION TECHNIQUES FOR LIVENESS CHECKING WITH RETIMING'
[patent_app_type] => utility
[patent_app_number] => 13/436196
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9911
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13436196
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/436196 | Logic design verification techniques for liveness checking with retiming | Mar 29, 2012 | Issued |
Array
(
[id] => 8588866
[patent_doc_number] => 20130007687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'METHOD AND SYSTEM FOR PARTIAL RECONFIGURATION SIMULATION'
[patent_app_type] => utility
[patent_app_number] => 13/369218
[patent_app_country] => US
[patent_app_date] => 2012-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13369218
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/369218 | Method and system for partial reconfiguration simulation | Feb 7, 2012 | Issued |
Array
(
[id] => 8929929
[patent_doc_number] => 20130185689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-18
[patent_title] => 'METHOD OF AND SYSTEM FOR GENERATING OPTIMIZED SEMICONDUCTOR COMPONENT LAYOUT'
[patent_app_type] => utility
[patent_app_number] => 13/352738
[patent_app_country] => US
[patent_app_date] => 2012-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5583
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13352738
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/352738 | Method of and system for generating optimized semiconductor component layout | Jan 17, 2012 | Issued |
Array
(
[id] => 9707541
[patent_doc_number] => 08832637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Support apparatus and information processing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/347078
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 11304
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13347078
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347078 | Support apparatus and information processing method thereof | Jan 9, 2012 | Issued |
Array
(
[id] => 8201986
[patent_doc_number] => 20120124529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'Pattern-Independent and Hybrid Matching/Tuning Including Light Manipulation by Projection Optics'
[patent_app_type] => utility
[patent_app_number] => 13/293118
[patent_app_country] => US
[patent_app_date] => 2011-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12379
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20120124529.pdf
[firstpage_image] =>[orig_patent_app_number] => 13293118
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/293118 | Pattern-independent and hybrid matching/tuning including light manipulation by projection optics | Nov 8, 2011 | Issued |
Array
(
[id] => 9579038
[patent_doc_number] => 08769475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Method, system and software for accessing design rules and library of design features while designing semiconductor device layout'
[patent_app_type] => utility
[patent_app_number] => 13/285528
[patent_app_country] => US
[patent_app_date] => 2011-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4340
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13285528
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/285528 | Method, system and software for accessing design rules and library of design features while designing semiconductor device layout | Oct 30, 2011 | Issued |
Array
(
[id] => 8794453
[patent_doc_number] => 20130111422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'MANAGING CONSISTENCY OF MULTIPLE-SOURCE FABRICATION DATA IN AN ELECTRONIC DESIGN ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 13/285718
[patent_app_country] => US
[patent_app_date] => 2011-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8077
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13285718
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/285718 | Managing consistency of multiple-source fabrication data in an electronic design environment | Oct 30, 2011 | Issued |
Array
(
[id] => 8769537
[patent_doc_number] => 20130097574
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-18
[patent_title] => 'METHOD OF ANALYTICAL PLACEMENT WITH WEIGHTED-AVERAGE WIRELENGTH MODEL'
[patent_app_type] => utility
[patent_app_number] => 13/275348
[patent_app_country] => US
[patent_app_date] => 2011-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4247
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275348
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/275348 | Method of analytical placement with weighted-average wirelength model | Oct 17, 2011 | Issued |
Array
(
[id] => 8735421
[patent_doc_number] => 20130080990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'METHOD OF REDUCING POWER LEAKAGE OF INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/245888
[patent_app_country] => US
[patent_app_date] => 2011-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13245888
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/245888 | METHOD OF REDUCING POWER LEAKAGE OF INTEGRATED CIRCUIT | Sep 26, 2011 | Abandoned |
Array
(
[id] => 7722144
[patent_doc_number] => 20120011479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'BOOSTING TRANSISTOR PERFORMANCE WITH NON-RECTANGULAR CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 13/237818
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11660
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20120011479.pdf
[firstpage_image] =>[orig_patent_app_number] => 13237818
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/237818 | Boosting transistor performance with non-rectangular channels | Sep 19, 2011 | Issued |
Array
(
[id] => 9392537
[patent_doc_number] => 08689162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Method and apparatus for timing closure'
[patent_app_type] => utility
[patent_app_number] => 13/235908
[patent_app_country] => US
[patent_app_date] => 2011-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6184
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13235908
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/235908 | Method and apparatus for timing closure | Sep 18, 2011 | Issued |
Array
(
[id] => 9500266
[patent_doc_number] => 08739108
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-27
[patent_title] => 'Method and apparatus for implementing loop-based control in an electronic design automation tool'
[patent_app_type] => utility
[patent_app_number] => 13/199588
[patent_app_country] => US
[patent_app_date] => 2011-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 23
[patent_no_of_words] => 6951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13199588
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/199588 | Method and apparatus for implementing loop-based control in an electronic design automation tool | Sep 2, 2011 | Issued |
Array
(
[id] => 8863733
[patent_doc_number] => 20130147436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'BATTERY PACK AND ELECTRONIC PAYMENT SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/818905
[patent_app_country] => US
[patent_app_date] => 2011-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4357
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13818905
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/818905 | BATTERY PACK AND ELECTRONIC PAYMENT SYSTEM | Aug 23, 2011 | Abandoned |
Array
(
[id] => 8863726
[patent_doc_number] => 20130147430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'DESIGN AND PRODUCTION OF A SYSTEM FOR WIRELESSLY CHARGING THE BATTERIES OF A ROBOT'
[patent_app_type] => utility
[patent_app_number] => 13/818698
[patent_app_country] => US
[patent_app_date] => 2011-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1605
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13818698
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/818698 | DESIGN AND PRODUCTION OF A SYSTEM FOR WIRELESSLY CHARGING THE BATTERIES OF A ROBOT | Aug 18, 2011 | Abandoned |
Array
(
[id] => 11202879
[patent_doc_number] => 09433113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Charger'
[patent_app_type] => utility
[patent_app_number] => 13/818783
[patent_app_country] => US
[patent_app_date] => 2011-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5585
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13818783
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/818783 | Charger | Aug 11, 2011 | Issued |