
Eric D. Lee
Examiner (ID: 19248, Phone: (571)270-7098 , Office: P/2851 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2851, 2825 |
| Total Applications | 761 |
| Issued Applications | 615 |
| Pending Applications | 41 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 404166
[patent_doc_number] => 07293138
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-11-06
[patent_title] => 'Method and apparatus for raid on memory'
[patent_app_type] => utility
[patent_app_number] => 10/185307
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 6410
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/293/07293138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185307
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185307 | Method and apparatus for raid on memory | Jun 26, 2002 | Issued |
Array
(
[id] => 731188
[patent_doc_number] => 07047384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-16
[patent_title] => 'Method and apparatus for dynamic timing of memory interface signals'
[patent_app_type] => utility
[patent_app_number] => 10/185497
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/047/07047384.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185497
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185497 | Method and apparatus for dynamic timing of memory interface signals | Jun 26, 2002 | Issued |
Array
(
[id] => 6703112
[patent_doc_number] => 20030225992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-04
[patent_title] => 'Method and system for compression of address tags in memory structures'
[patent_app_type] => new
[patent_app_number] => 10/156965
[patent_app_country] => US
[patent_app_date] => 2002-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3595
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20030225992.pdf
[firstpage_image] =>[orig_patent_app_number] => 10156965
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/156965 | Method and system for compression of address tags in memory structures | May 28, 2002 | Abandoned |
Array
(
[id] => 904877
[patent_doc_number] => 07340577
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-03-04
[patent_title] => 'Method and system for efficiently executing reads after writes in a memory employing delayed write data'
[patent_app_type] => utility
[patent_app_number] => 10/158316
[patent_app_country] => US
[patent_app_date] => 2002-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7604
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/340/07340577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10158316
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/158316 | Method and system for efficiently executing reads after writes in a memory employing delayed write data | May 28, 2002 | Issued |
Array
(
[id] => 6775401
[patent_doc_number] => 20030018739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Shared memory multiprocessing system employing mixed broadcast snooping and directory based coherency protocols'
[patent_app_type] => new
[patent_app_number] => 10/136619
[patent_app_country] => US
[patent_app_date] => 2002-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7563
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20030018739.pdf
[firstpage_image] =>[orig_patent_app_number] => 10136619
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/136619 | Shared memory multiprocessing system employing mixed broadcast snooping and directory based coherency protocols | Apr 30, 2002 | Issued |
Array
(
[id] => 897898
[patent_doc_number] => 07346746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-18
[patent_title] => 'High performance architecture with shared memory'
[patent_app_type] => utility
[patent_app_number] => 10/133941
[patent_app_country] => US
[patent_app_date] => 2002-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3306
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/346/07346746.pdf
[firstpage_image] =>[orig_patent_app_number] => 10133941
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/133941 | High performance architecture with shared memory | Apr 25, 2002 | Issued |
Array
(
[id] => 782212
[patent_doc_number] => 06996672
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'System and method for active-active data replication'
[patent_app_type] => utility
[patent_app_number] => 10/106865
[patent_app_country] => US
[patent_app_date] => 2002-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 11602
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/996/06996672.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106865
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106865 | System and method for active-active data replication | Mar 25, 2002 | Issued |
Array
(
[id] => 749563
[patent_doc_number] => 07032131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-18
[patent_title] => 'System and method for ensuring merge completion in a storage area network'
[patent_app_type] => utility
[patent_app_number] => 10/106909
[patent_app_country] => US
[patent_app_date] => 2002-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 10338
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/032/07032131.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106909
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106909 | System and method for ensuring merge completion in a storage area network | Mar 25, 2002 | Issued |
Array
(
[id] => 6130810
[patent_doc_number] => 20020077155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-20
[patent_title] => 'Method for using memory area in mobile communication terminal'
[patent_app_type] => new
[patent_app_number] => 10/017584
[patent_app_country] => US
[patent_app_date] => 2001-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2655
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20020077155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10017584
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/017584 | Dynamically storing PIM/address book data by type | Dec 17, 2001 | Issued |
Array
(
[id] => 6839868
[patent_doc_number] => 20030037208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-20
[patent_title] => 'Integrated circuit memory devices having asynchronous flow-through capability'
[patent_app_type] => new
[patent_app_number] => 10/025093
[patent_app_country] => US
[patent_app_date] => 2001-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5586
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20030037208.pdf
[firstpage_image] =>[orig_patent_app_number] => 10025093
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/025093 | Integrated circuit memory devices having asynchronous flow-through capability | Dec 17, 2001 | Issued |
Array
(
[id] => 713249
[patent_doc_number] => 07062630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Storing device for writing data onto a plurality of installed storing mediums, storing control method for the storing device, and program thereof'
[patent_app_type] => utility
[patent_app_number] => 10/399236
[patent_app_country] => US
[patent_app_date] => 2001-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5029
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/062/07062630.pdf
[firstpage_image] =>[orig_patent_app_number] => 10399236
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/399236 | Storing device for writing data onto a plurality of installed storing mediums, storing control method for the storing device, and program thereof | Oct 25, 2001 | Issued |
Array
(
[id] => 478277
[patent_doc_number] => 07231494
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-06-12
[patent_title] => 'Storage and retrieval system for WEB cache'
[patent_app_type] => utility
[patent_app_number] => 09/677979
[patent_app_country] => US
[patent_app_date] => 2000-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4901
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/231/07231494.pdf
[firstpage_image] =>[orig_patent_app_number] => 09677979
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/677979 | Storage and retrieval system for WEB cache | Oct 2, 2000 | Issued |
Array
(
[id] => 794300
[patent_doc_number] => 06983350
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-01-03
[patent_title] => 'SDRAM controller for parallel processor architecture'
[patent_app_type] => utility
[patent_app_number] => 09/387109
[patent_app_country] => US
[patent_app_date] => 1999-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10863
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/983/06983350.pdf
[firstpage_image] =>[orig_patent_app_number] => 09387109
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/387109 | SDRAM controller for parallel processor architecture | Aug 30, 1999 | Issued |