Eric E. Silverman

Array ( [id] => 6999269 [patent_doc_number] => 20010053058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'High dielectric capacitor and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/855973 [patent_app_country] => US [patent_app_date] => 2001-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2518 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053058.pdf [firstpage_image] =>[orig_patent_app_number] => 09855973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6224585 [patent_doc_number] => 20020004255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-10 [patent_title] => 'Method of fabricating electro-absorption modulator integrated laser' [patent_app_type] => new [patent_app_number] => 09/854653 [patent_app_country] => US [patent_app_date] => 2001-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1583 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20020004255.pdf [firstpage_image] =>[orig_patent_app_number] => 09854653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180158 [patent_doc_number] => 06740601 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'HDP-CVD deposition process for filling high aspect ratio gaps' [patent_app_type] => B2 [patent_app_number] => 09/854083 [patent_app_country] => US [patent_app_date] => 2001-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 9888 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/740/06740601.pdf [firstpage_image] =>[orig_patent_app_number] => 09854083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664038 [patent_doc_number] => 07102150 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'PCRAM memory cell and method of making same' [patent_app_type] => utility [patent_app_number] => 09/853233 [patent_app_country] => US [patent_app_date] => 2001-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 5870 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102150.pdf [firstpage_image] =>[orig_patent_app_number] => 09853233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6016364 [patent_doc_number] => 20020102775 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-01 [patent_title] => 'Method of surface treatment on the improvement of electrical properties for doped silicon oxides (SiO2) films' [patent_app_type] => new [patent_app_number] => 09/851974 [patent_app_country] => US [patent_app_date] => 2001-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3903 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20020102775.pdf [firstpage_image] =>[orig_patent_app_number] => 09851974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844608 [patent_doc_number] => 20020132462 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Spherical semiconductor device and method for fabricating the same' [patent_app_type] => new [patent_app_number] => 09/851324 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6054 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132462.pdf [firstpage_image] =>[orig_patent_app_number] => 09851324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6921611 [patent_doc_number] => 20010029096 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-11 [patent_title] => 'Version with markings to show changes made' [patent_app_type] => new [patent_app_number] => 09/850816 [patent_app_country] => US [patent_app_date] => 2001-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2720 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20010029096.pdf [firstpage_image] =>[orig_patent_app_number] => 09850816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6891229 [patent_doc_number] => 20010017391 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-30 [patent_title] => 'Method of fabricating semiconductor device' [patent_app_type] => new [patent_app_number] => 09/850004 [patent_app_country] => US [patent_app_date] => 2001-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2955 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20010017391.pdf [firstpage_image] =>[orig_patent_app_number] => 09850004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 996569 [patent_doc_number] => 06914009 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Method of making small transistor lengths' [patent_app_type] => utility [patent_app_number] => 09/850853 [patent_app_country] => US [patent_app_date] => 2001-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 2257 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914009.pdf [firstpage_image] =>[orig_patent_app_number] => 09850853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6563558 [patent_doc_number] => 20020164879 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Methods of forming microstructure devices' [patent_app_type] => new [patent_app_number] => 09/850923 [patent_app_country] => US [patent_app_date] => 2001-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4045 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20020164879.pdf [firstpage_image] =>[orig_patent_app_number] => 09850923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1359003 [patent_doc_number] => 06573174 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-03 [patent_title] => 'Method for reducing surface defects of semiconductor substrates' [patent_app_type] => B2 [patent_app_number] => 09/848543 [patent_app_country] => US [patent_app_date] => 2001-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2364 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573174.pdf [firstpage_image] =>[orig_patent_app_number] => 09848543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7063415 [patent_doc_number] => 20010042867 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-22 [patent_title] => 'Monolithic compound semiconductor integrated circuit and method of forming the same' [patent_app_type] => new [patent_app_number] => 09/848263 [patent_app_country] => US [patent_app_date] => 2001-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10903 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20010042867.pdf [firstpage_image] =>[orig_patent_app_number] => 09848263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7078486 [patent_doc_number] => 20010041387 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'Semiconductor wafer dividing method' [patent_app_type] => new [patent_app_number] => 09/846294 [patent_app_country] => US [patent_app_date] => 2001-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5376 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20010041387.pdf [firstpage_image] =>[orig_patent_app_number] => 09846294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5814911 [patent_doc_number] => 20020039844 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-04 [patent_title] => 'Semiconductor devices and fabricating methods thereof' [patent_app_type] => new [patent_app_number] => 09/845183 [patent_app_country] => US [patent_app_date] => 2001-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3439 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20020039844.pdf [firstpage_image] =>[orig_patent_app_number] => 09845183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1376420 [patent_doc_number] => 06559055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-06 [patent_title] => 'Dummy structures that protect circuit elements during polishing' [patent_app_type] => B2 [patent_app_number] => 09/846123 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 3333 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559055.pdf [firstpage_image] =>[orig_patent_app_number] => 09846123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1138307 [patent_doc_number] => 06780735 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Method to increase carbon and boron doping concentrations in Si and SiGe films' [patent_app_type] => B2 [patent_app_number] => 09/843783 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3559 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/780/06780735.pdf [firstpage_image] =>[orig_patent_app_number] => 09843783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318139 [patent_doc_number] => 06605483 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-12 [patent_title] => 'Screen printing light-emitting polymer patterned devices' [patent_app_type] => B2 [patent_app_number] => 09/844703 [patent_app_country] => US [patent_app_date] => 2001-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4967 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605483.pdf [firstpage_image] =>[orig_patent_app_number] => 09844703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5782353 [patent_doc_number] => 20020158040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Method for fabricating a microelectromechanical system (MEMS) device using a pre-patterned substrate' [patent_app_type] => new [patent_app_number] => 09/843563 [patent_app_country] => US [patent_app_date] => 2001-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3869 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20020158040.pdf [firstpage_image] =>[orig_patent_app_number] => 09843563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6111491 [patent_doc_number] => 20020173158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Method of improving the interlayer adhesion property of low-k layers in a dual damascene process' [patent_app_type] => new [patent_app_number] => 09/840994 [patent_app_country] => US [patent_app_date] => 2001-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1668 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0173/20020173158.pdf [firstpage_image] =>[orig_patent_app_number] => 09840994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 941229 [patent_doc_number] => 06969620 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-29 [patent_title] => 'Semiconductor device inspection system' [patent_app_type] => utility [patent_app_number] => 10/258444 [patent_app_country] => US [patent_app_date] => 2001-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4802 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/969/06969620.pdf [firstpage_image] =>[orig_patent_app_number] => 10258444 [rel_patent_id] =>[rel_patent_doc_number] =>)