Eric E. Silverman

Array ( [id] => 4286626 [patent_doc_number] => 06268248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Method of fabricating a source line in flash memory having STI structures' [patent_app_type] => 1 [patent_app_number] => 9/215478 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4718 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/268/06268248.pdf [firstpage_image] =>[orig_patent_app_number] => 215478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317984 [patent_doc_number] => 06316817 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'MeV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 9/272732 [patent_app_country] => US [patent_app_date] => 1998-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 74 [patent_no_of_words] => 5021 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316817.pdf [firstpage_image] =>[orig_patent_app_number] => 272732 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4405682 [patent_doc_number] => 06232206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Method for forming electrostatic discharge (ESD) protection transistors' [patent_app_type] => 1 [patent_app_number] => 9/208409 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1170 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232206.pdf [firstpage_image] =>[orig_patent_app_number] => 208409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291666 [patent_doc_number] => 06180438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Thin film transistors and electronic devices comprising such' [patent_app_type] => 1 [patent_app_number] => 9/209079 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3914 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/180/06180438.pdf [firstpage_image] =>[orig_patent_app_number] => 209079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408560 [patent_doc_number] => 06228703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Method of fabricating mixed-mode semiconductor device having a capacitor and a gate' [patent_app_type] => 1 [patent_app_number] => 9/209648 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 1546 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/228/06228703.pdf [firstpage_image] =>[orig_patent_app_number] => 209648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422559 [patent_doc_number] => 06194762 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Complementary metal oxide semiconductor (CMOS) device comprising thin-film transistors arranged on a glass substrate' [patent_app_type] => 1 [patent_app_number] => 9/206637 [patent_app_country] => US [patent_app_date] => 1998-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 28 [patent_no_of_words] => 11822 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194762.pdf [firstpage_image] =>[orig_patent_app_number] => 206637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7636626 [patent_doc_number] => 06380029 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Method of forming ono stacked films and DCS tungsten silicide gate to improve polycide gate performance for flash memory devices' [patent_app_type] => B1 [patent_app_number] => 09/205899 [patent_app_country] => US [patent_app_date] => 1998-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5623 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 10 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380029.pdf [firstpage_image] =>[orig_patent_app_number] => 09205899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185609 [patent_doc_number] => 06093605 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Method of manufacturing a nonvolatile memory device having a program-assist plate' [patent_app_type] => 1 [patent_app_number] => 9/199312 [patent_app_country] => US [patent_app_date] => 1998-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 31 [patent_no_of_words] => 9589 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093605.pdf [firstpage_image] =>[orig_patent_app_number] => 199312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 782727 [patent_doc_number] => 06991975 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-01-31 [patent_title] => 'Laser process' [patent_app_type] => utility [patent_app_number] => 09/197534 [patent_app_country] => US [patent_app_date] => 1998-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3351 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/991/06991975.pdf [firstpage_image] =>[orig_patent_app_number] => 09197534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4369768 [patent_doc_number] => 06287991 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Method for producing semiconductor device including step for removing contaminant' [patent_app_type] => 1 [patent_app_number] => 9/197490 [patent_app_country] => US [patent_app_date] => 1998-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 4284 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/287/06287991.pdf [firstpage_image] =>[orig_patent_app_number] => 197490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4343612 [patent_doc_number] => 06284576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Manufacturing method of a thin-film transistor of a reverse staggered type' [patent_app_type] => 1 [patent_app_number] => 9/196229 [patent_app_country] => US [patent_app_date] => 1998-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5054 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284576.pdf [firstpage_image] =>[orig_patent_app_number] => 196229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4153532 [patent_doc_number] => 06107174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Semiconductor device and a method for the production of the same' [patent_app_type] => 1 [patent_app_number] => 9/196405 [patent_app_country] => US [patent_app_date] => 1998-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 3252 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107174.pdf [firstpage_image] =>[orig_patent_app_number] => 196405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4388216 [patent_doc_number] => 06278169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Image sensor shielding' [patent_app_type] => 1 [patent_app_number] => 9/188857 [patent_app_country] => US [patent_app_date] => 1998-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2550 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/278/06278169.pdf [firstpage_image] =>[orig_patent_app_number] => 188857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494304 [patent_doc_number] => 06342438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-01-29 [patent_title] => 'Method of manufacturing a dual doped CMOS gate' [patent_app_type] => B2 [patent_app_number] => 09/187379 [patent_app_country] => US [patent_app_date] => 1998-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2243 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342438.pdf [firstpage_image] =>[orig_patent_app_number] => 09187379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1332347 [patent_doc_number] => 06596600 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Integrated injection logic semiconductor device and method of fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/182520 [patent_app_country] => US [patent_app_date] => 1998-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 23 [patent_no_of_words] => 6727 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/596/06596600.pdf [firstpage_image] =>[orig_patent_app_number] => 09182520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4321937 [patent_doc_number] => 06331475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-18 [patent_title] => 'Method and manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/190408 [patent_app_country] => US [patent_app_date] => 1998-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 58 [patent_no_of_words] => 19382 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/331/06331475.pdf [firstpage_image] =>[orig_patent_app_number] => 190408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1509262 [patent_doc_number] => 06441414 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Ferroelectric field effect transistor, memory utilizing same, and method of operating same' [patent_app_type] => B1 [patent_app_number] => 09/170590 [patent_app_country] => US [patent_app_date] => 1998-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 33 [patent_no_of_words] => 9008 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/441/06441414.pdf [firstpage_image] =>[orig_patent_app_number] => 09170590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1241138 [patent_doc_number] => 06682961 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Thin film transistor array panel used for a liquid crystal display and a manufacturing method thereof' [patent_app_type] => B1 [patent_app_number] => 09/156525 [patent_app_country] => US [patent_app_date] => 1998-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 40 [patent_no_of_words] => 5265 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/682/06682961.pdf [firstpage_image] =>[orig_patent_app_number] => 09156525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4254359 [patent_doc_number] => 06222222 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Methods of forming capacitors and related integrated circuitry' [patent_app_type] => 1 [patent_app_number] => 9/156207 [patent_app_country] => US [patent_app_date] => 1998-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 4002 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222222.pdf [firstpage_image] =>[orig_patent_app_number] => 156207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1253250 [patent_doc_number] => 06670209 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Embedded metal scheme for liquid crystal display (LCD) application' [patent_app_type] => B1 [patent_app_number] => 09/151948 [patent_app_country] => US [patent_app_date] => 1998-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1674 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670209.pdf [firstpage_image] =>[orig_patent_app_number] => 09151948 [rel_patent_id] =>[rel_patent_doc_number] =>)