
Eric E. Silverman
Examiner (ID: 15411)
| Most Active Art Unit | 1618 |
| Art Unit(s) | 1618, 1615 |
| Total Applications | 298 |
| Issued Applications | 111 |
| Pending Applications | 2 |
| Abandoned Applications | 185 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13030669
[patent_doc_number] => 10037958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Fabrication of solder balls with injection molded solder
[patent_app_type] => utility
[patent_app_number] => 15/625033
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4500
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625033
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625033 | Fabrication of solder balls with injection molded solder | Jun 15, 2017 | Issued |
Array
(
[id] => 13555379
[patent_doc_number] => 20180329237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => METHOD AND DEVICE FOR RELEASING FILM LAYER STRESS OF ARRAY SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/577767
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15577767
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/577767 | Method and device for releasing film layer stress of array substrate | Jun 13, 2017 | Issued |
Array
(
[id] => 13145949
[patent_doc_number] => 10090314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Vertical memory devices and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/612229
[patent_app_country] => US
[patent_app_date] => 2017-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 44
[patent_no_of_words] => 13912
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15612229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/612229 | Vertical memory devices and methods of manufacturing the same | Jun 1, 2017 | Issued |
Array
(
[id] => 11967178
[patent_doc_number] => 20170271331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/610882
[patent_app_country] => US
[patent_app_date] => 2017-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3786
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15610882
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/610882 | Semiconductor device having pillar-shaped semiconductor layers | May 31, 2017 | Issued |
Array
(
[id] => 13257175
[patent_doc_number] => 10141284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Method of bonding semiconductor substrates
[patent_app_type] => utility
[patent_app_number] => 15/604454
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 4089
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604454 | Method of bonding semiconductor substrates | May 23, 2017 | Issued |
Array
(
[id] => 15154857
[patent_doc_number] => 20190355906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => VAPOR DEPOSITION METHOD, AND EL DEVICE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/462284
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16462284
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/462284 | VAPOR DEPOSITION METHOD, AND EL DEVICE MANUFACTURING METHOD | May 18, 2017 | Abandoned |
Array
(
[id] => 12250129
[patent_doc_number] => 09922911
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-20
[patent_title] => 'Power module with double-sided cooling'
[patent_app_type] => utility
[patent_app_number] => 15/599688
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2862
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599688
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599688 | Power module with double-sided cooling | May 18, 2017 | Issued |
Array
(
[id] => 12294273
[patent_doc_number] => 09935112
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-03
[patent_title] => SRAM cell having dual pass gate transistors and method of making the same
[patent_app_type] => utility
[patent_app_number] => 15/599581
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 10365
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599581
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599581 | SRAM cell having dual pass gate transistors and method of making the same | May 18, 2017 | Issued |
Array
(
[id] => 12779149
[patent_doc_number] => 20180151551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => High-Density Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 15/598516
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598516
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598516 | High-density semiconductor device | May 17, 2017 | Issued |
Array
(
[id] => 13019291
[patent_doc_number] => 10032765
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-24
[patent_title] => Integrated circuits with electrostatic discharge protection and methods for producing the same
[patent_app_type] => utility
[patent_app_number] => 15/598764
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598764
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598764 | Integrated circuits with electrostatic discharge protection and methods for producing the same | May 17, 2017 | Issued |
Array
(
[id] => 13057495
[patent_doc_number] => 10050149
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-14
[patent_title] => Gate structure for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/598717
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 10819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598717
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598717 | Gate structure for semiconductor device | May 17, 2017 | Issued |
Array
(
[id] => 12195733
[patent_doc_number] => 09899470
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Method for forming a power semiconductor device and a power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/597194
[patent_app_country] => US
[patent_app_date] => 2017-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15597194
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/597194 | Method for forming a power semiconductor device and a power semiconductor device | May 16, 2017 | Issued |
Array
(
[id] => 13043145
[patent_doc_number] => 10043712
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-07
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/597244
[patent_app_country] => US
[patent_app_date] => 2017-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5657
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15597244
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/597244 | Semiconductor structure and manufacturing method thereof | May 16, 2017 | Issued |
Array
(
[id] => 13030723
[patent_doc_number] => 10037985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Compound micro-transfer-printed power transistor device
[patent_app_type] => utility
[patent_app_number] => 15/596975
[patent_app_country] => US
[patent_app_date] => 2017-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 10507
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15596975
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/596975 | Compound micro-transfer-printed power transistor device | May 15, 2017 | Issued |
Array
(
[id] => 11945939
[patent_doc_number] => 20170250090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'Multi-Chip Structure and Method of Forming Same'
[patent_app_type] => utility
[patent_app_number] => 15/594756
[patent_app_country] => US
[patent_app_date] => 2017-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5417
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15594756
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/594756 | Multi-chip structure and method of forming same | May 14, 2017 | Issued |
Array
(
[id] => 12554217
[patent_doc_number] => 10014297
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-03
[patent_title] => Methods of forming integrated circuit structure using extreme ultraviolet photolithography technique and related integrated circuit structure
[patent_app_type] => utility
[patent_app_number] => 15/589312
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 36
[patent_no_of_words] => 6400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589312
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589312 | Methods of forming integrated circuit structure using extreme ultraviolet photolithography technique and related integrated circuit structure | May 7, 2017 | Issued |
Array
(
[id] => 12534915
[patent_doc_number] => 10008496
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-26
[patent_title] => Method for forming semiconductor device having continuous fin diffusion break
[patent_app_type] => utility
[patent_app_number] => 15/589139
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4073
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589139
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589139 | Method for forming semiconductor device having continuous fin diffusion break | May 7, 2017 | Issued |
Array
(
[id] => 11936557
[patent_doc_number] => 20170240707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'DISPLAY DEVICE, METHOD FOR MANUFACTURING SAME, POLYIMIDE FILM FOR DISPLAY DEVICE SUPPORTING BASES, AND METHOD FOR PRODUCING POLYIMIDE FILM FOR DISPLAY DEVICE SUPPORTING BASES'
[patent_app_type] => utility
[patent_app_number] => 15/588351
[patent_app_country] => US
[patent_app_date] => 2017-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 14127
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15588351
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/588351 | Display device, method for manufacturing same, polyimide film for display device supporting bases, and method for producing polyimide film for display device supporting bases | May 4, 2017 | Issued |
Array
(
[id] => 11869629
[patent_doc_number] => 20170236914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/583991
[patent_app_country] => US
[patent_app_date] => 2017-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9171
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15583991
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/583991 | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | Apr 30, 2017 | Issued |
Array
(
[id] => 13043535
[patent_doc_number] => 10043910
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-07
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/497254
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 6854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15497254
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/497254 | Semiconductor device and method of forming the same | Apr 25, 2017 | Issued |