Eric E. Silverman

Array ( [id] => 7795819 [patent_doc_number] => 08124525 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-02-28 [patent_title] => 'Method of forming self-aligned local interconnect and structure formed thereby' [patent_app_type] => utility [patent_app_number] => 12/913143 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5894 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/124/08124525.pdf [firstpage_image] =>[orig_patent_app_number] => 12913143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7965721 [patent_doc_number] => 07939377 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-10 [patent_title] => 'Method of manufacturing semiconductor element mounted wiring board' [patent_app_type] => utility [patent_app_number] => 12/913105 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 24 [patent_no_of_words] => 9224 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/939/07939377.pdf [firstpage_image] =>[orig_patent_app_number] => 12913105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4464040 [patent_doc_number] => 07935559 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-03 [patent_title] => 'Method for producing a non-planar microelectronic component using a cavity' [patent_app_type] => utility [patent_app_number] => 12/913289 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 29 [patent_no_of_words] => 4025 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/935/07935559.pdf [firstpage_image] =>[orig_patent_app_number] => 12913289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8172656 [patent_doc_number] => 20120108026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-03 [patent_title] => 'METHOD OF MANUFACTURING STRAINED SOURCE/DRAIN STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/913041 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6863 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20120108026.pdf [firstpage_image] =>[orig_patent_app_number] => 12913041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4514101 [patent_doc_number] => 07910437 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-22 [patent_title] => 'Method of fabricating vertical channel semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/912558 [patent_app_country] => US [patent_app_date] => 2010-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 6088 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/910/07910437.pdf [firstpage_image] =>[orig_patent_app_number] => 12912558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5929436 [patent_doc_number] => 20110039395 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'METHOD FOR MANUFACTURING SOI SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 12/910320 [patent_app_country] => US [patent_app_date] => 2010-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 18723 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20110039395.pdf [firstpage_image] =>[orig_patent_app_number] => 12910320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6055188 [patent_doc_number] => 20110111548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'METHOD OF MANUFACTURING A SOLAR CELL USING A PRE-CLEANING STEP THAT CONTRIBUTES TO HOMOGENEOUS TEXTURE MORPHOLOGY' [patent_app_type] => utility [patent_app_number] => 12/898374 [patent_app_country] => US [patent_app_date] => 2010-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4276 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20110111548.pdf [firstpage_image] =>[orig_patent_app_number] => 12898374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7527882 [patent_doc_number] => 08044477 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-10-25 [patent_title] => 'Photovoltaic device and method for making' [patent_app_type] => utility [patent_app_number] => 12/894242 [patent_app_country] => US [patent_app_date] => 2010-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 7664 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/044/08044477.pdf [firstpage_image] =>[orig_patent_app_number] => 12894242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7738875 [patent_doc_number] => 20120018846 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-26 [patent_title] => 'Surge-Current-Resistant Semiconductor Diode With Soft Recovery Behavior and Methods for Producing a Semiconductor Diode' [patent_app_type] => utility [patent_app_number] => 12/894239 [patent_app_country] => US [patent_app_date] => 2010-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 11073 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20120018846.pdf [firstpage_image] =>[orig_patent_app_number] => 12894239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7656912 [patent_doc_number] => 20110306181 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-15 [patent_title] => 'METHOD OF MANUFACTURING SILICON CARBIDE SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 13/202437 [patent_app_country] => US [patent_app_date] => 2010-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7954 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0306/20110306181.pdf [firstpage_image] =>[orig_patent_app_number] => 13202437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8516337 [patent_doc_number] => 20120315745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-13 [patent_title] => 'CRYSTALLINE SILICON FILM FORMING METHOD AND PLASMA CVD APPARATUS' [patent_app_type] => utility [patent_app_number] => 13/499150 [patent_app_country] => US [patent_app_date] => 2010-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9029 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13499150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8909282 [patent_doc_number] => 08481345 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-07-09 [patent_title] => 'Method to determine the position-dependant metal correction factor for dose-rate equivalent laser testing of semiconductor devices' [patent_app_type] => utility [patent_app_number] => 12/891569 [patent_app_country] => US [patent_app_date] => 2010-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5075 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12891569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8185469 [patent_doc_number] => 20120115297 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'METHOD FOR FABRICATING A TUNNELING FIELD-EFFECT TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 13/133643 [patent_app_country] => US [patent_app_date] => 2010-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3377 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20120115297.pdf [firstpage_image] =>[orig_patent_app_number] => 13133643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6032234 [patent_doc_number] => 20110081742 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-07 [patent_title] => 'TEXTURING SEMICONDUCTOR SUBSTRATES' [patent_app_type] => utility [patent_app_number] => 12/887873 [patent_app_country] => US [patent_app_date] => 2010-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5888 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20110081742.pdf [firstpage_image] =>[orig_patent_app_number] => 12887873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8375270 [patent_doc_number] => 08258063 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Method for manufacturing a metal gate electrode/high K dielectric gate stack' [patent_app_type] => utility [patent_app_number] => 13/002079 [patent_app_country] => US [patent_app_date] => 2010-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2158 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13002079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7518859 [patent_doc_number] => 07972960 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-07-05 [patent_title] => 'Method for manufacturing thin film' [patent_app_type] => utility [patent_app_number] => 12/886240 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 4786 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/972/07972960.pdf [firstpage_image] =>[orig_patent_app_number] => 12886240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7966009 [patent_doc_number] => 07939456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-10 [patent_title] => 'Method and apparatus for uniform microwave treatment of semiconductor wafers' [patent_app_type] => utility [patent_app_number] => 12/924004 [patent_app_country] => US [patent_app_date] => 2010-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5744 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/939/07939456.pdf [firstpage_image] =>[orig_patent_app_number] => 12924004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6202456 [patent_doc_number] => 20110065242 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'METHOD OF FABRICATING A SEMICONDUCTOR PACKAGE USING A FLUXING UNDERFILL COMPOSITION APPLIED TO SOLDER BALLS IN A DIP PROCESS' [patent_app_type] => utility [patent_app_number] => 12/884405 [patent_app_country] => US [patent_app_date] => 2010-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3729 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20110065242.pdf [firstpage_image] =>[orig_patent_app_number] => 12884405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4599578 [patent_doc_number] => 07977255 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-07-12 [patent_title] => 'Method and system for depositing a thin-film transistor' [patent_app_type] => utility [patent_app_number] => 12/884043 [patent_app_country] => US [patent_app_date] => 2010-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 8945 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/977/07977255.pdf [firstpage_image] =>[orig_patent_app_number] => 12884043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8846195 [patent_doc_number] => 08455375 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Glass plate for display panels, process for producing it, and process for producing TFT panel' [patent_app_type] => utility [patent_app_number] => 12/883236 [patent_app_country] => US [patent_app_date] => 2010-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 8049 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12883236 [rel_patent_id] =>[rel_patent_doc_number] =>)